
Randolph I. Chu
Examiner (ID: 12496, Phone: (571)270-1145 , Office: P/2666 )
| Most Active Art Unit | 2666 |
| Art Unit(s) | 2624, 2666, 2663, 2668, 2667 |
| Total Applications | 974 |
| Issued Applications | 744 |
| Pending Applications | 78 |
| Abandoned Applications | 176 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15625489
[patent_doc_number] => 20200083149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => PACKAGED SEMICONDUCTOR DEVICE WITH A PARTICLE ROUGHENED SURFACE
[patent_app_type] => utility
[patent_app_number] => 16/681221
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3872
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16681221
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/681221 | Packaged semiconductor device with a particle roughened surface | Nov 11, 2019 | Issued |
Array
(
[id] => 16819908
[patent_doc_number] => 11004746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Method for forming a semiconductor structure using dehydrating chemical, and method for forming a semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/678606
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678606
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678606 | Method for forming a semiconductor structure using dehydrating chemical, and method for forming a semiconductor structure | Nov 7, 2019 | Issued |
Array
(
[id] => 16812192
[patent_doc_number] => 20210134747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => BONDED SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/675200
[patent_app_country] => US
[patent_app_date] => 2019-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16675200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/675200 | Bonded semiconductor structure and method for forming the same | Nov 4, 2019 | Issued |
Array
(
[id] => 17803687
[patent_doc_number] => 11418002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Electronic package and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/669796
[patent_app_country] => US
[patent_app_date] => 2019-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 4539
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669796
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669796 | Electronic package and method for fabricating the same | Oct 30, 2019 | Issued |
Array
(
[id] => 16796044
[patent_doc_number] => 20210125861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => METHODS OF FORMING MICROELECTRONIC DEVICES, AND RELATED MICROELECTRONIC DEVICES, AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/667733
[patent_app_country] => US
[patent_app_date] => 2019-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16667733
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/667733 | Methods of forming microelectronic devices, and related microelectronic devices, and electronic systems | Oct 28, 2019 | Issued |
Array
(
[id] => 15495771
[patent_doc_number] => 20200048074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => FORCE SENSOR AND MANUFACTURE METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/659057
[patent_app_country] => US
[patent_app_date] => 2019-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16659057
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/659057 | FORCE SENSOR AND MANUFACTURE METHOD THEREOF | Oct 20, 2019 | Abandoned |
Array
(
[id] => 16987972
[patent_doc_number] => 11075155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-27
[patent_title] => Package structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/655201
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 6892
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655201
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655201 | Package structure and manufacturing method thereof | Oct 15, 2019 | Issued |
Array
(
[id] => 16959133
[patent_doc_number] => 11063016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Integrated fan-out package including voltage regulators and methods forming same
[patent_app_type] => utility
[patent_app_number] => 16/599739
[patent_app_country] => US
[patent_app_date] => 2019-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 5388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16599739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/599739 | Integrated fan-out package including voltage regulators and methods forming same | Oct 10, 2019 | Issued |
Array
(
[id] => 16896290
[patent_doc_number] => 11037852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => 3DIC packaging with hot spot thermal management features
[patent_app_type] => utility
[patent_app_number] => 16/587463
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 5255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587463
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587463 | 3DIC packaging with hot spot thermal management features | Sep 29, 2019 | Issued |
Array
(
[id] => 17077942
[patent_doc_number] => 11114357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Methods and apparatus for package with interposers
[patent_app_type] => utility
[patent_app_number] => 16/588504
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 6439
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16588504
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/588504 | Methods and apparatus for package with interposers | Sep 29, 2019 | Issued |
Array
(
[id] => 15873343
[patent_doc_number] => 20200144075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/585739
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15375
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16585739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/585739 | Method for manufacturing a semiconductor device | Sep 26, 2019 | Issued |
Array
(
[id] => 15742863
[patent_doc_number] => 20200110320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/585257
[patent_app_country] => US
[patent_app_date] => 2019-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11424
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16585257
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/585257 | Display device | Sep 26, 2019 | Issued |
Array
(
[id] => 15840511
[patent_doc_number] => 20200135538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => SEMICONDUCTOR DEVICE AND METHODS OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/584594
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6128
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16584594
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/584594 | Semiconductor device and methods of manufacturing thereof | Sep 25, 2019 | Issued |
Array
(
[id] => 16819940
[patent_doc_number] => 11004778
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-11
[patent_title] => Polygonal BGA semiconductor package
[patent_app_type] => utility
[patent_app_number] => 16/583541
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4803
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16583541
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/583541 | Polygonal BGA semiconductor package | Sep 25, 2019 | Issued |
Array
(
[id] => 17470132
[patent_doc_number] => 11276615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => Semiconductor device package with a cap to selectively exclude contact with mold compound
[patent_app_type] => utility
[patent_app_number] => 16/573651
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4440
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573651
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573651 | Semiconductor device package with a cap to selectively exclude contact with mold compound | Sep 16, 2019 | Issued |
Array
(
[id] => 16080831
[patent_doc_number] => 20200194402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/564520
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564520
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564520 | Semiconductor device and manufacturing method thereof | Sep 8, 2019 | Issued |
Array
(
[id] => 16959118
[patent_doc_number] => 11063001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Semiconductor device and method of manufacturing thereof
[patent_app_type] => utility
[patent_app_number] => 16/564321
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 10453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564321
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564321 | Semiconductor device and method of manufacturing thereof | Sep 8, 2019 | Issued |
Array
(
[id] => 16479612
[patent_doc_number] => 10854566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-01
[patent_title] => Pre-conductive array disposed on target circuit substrate and conductive structure array thereof
[patent_app_type] => utility
[patent_app_number] => 16/561546
[patent_app_country] => US
[patent_app_date] => 2019-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 46
[patent_no_of_words] => 8660
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16561546
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/561546 | Pre-conductive array disposed on target circuit substrate and conductive structure array thereof | Sep 4, 2019 | Issued |
Array
(
[id] => 15547725
[patent_doc_number] => 10573653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-25
[patent_title] => Semiconductor devices having contact plugs overlapping associated bitline structures and contact holes
[patent_app_type] => utility
[patent_app_number] => 16/553840
[patent_app_country] => US
[patent_app_date] => 2019-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 32
[patent_no_of_words] => 14343
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16553840
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/553840 | Semiconductor devices having contact plugs overlapping associated bitline structures and contact holes | Aug 27, 2019 | Issued |
Array
(
[id] => 15260107
[patent_doc_number] => 20190378787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/549535
[patent_app_country] => US
[patent_app_date] => 2019-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16549535
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/549535 | Semiconductor device | Aug 22, 2019 | Issued |