
Ratisha Mehta
Examiner (ID: 14034, Phone: (571)270-7473 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2817, 2895 |
| Total Applications | 826 |
| Issued Applications | 703 |
| Pending Applications | 60 |
| Abandoned Applications | 83 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15906423
[patent_doc_number] => 20200152732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => CAPACITOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/739120
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3226
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739120
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739120 | Capacitor structure | Jan 9, 2020 | Issued |
Array
(
[id] => 15873435
[patent_doc_number] => 20200144121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => Method of Producing Stresses in a Semiconductor Wafer
[patent_app_type] => utility
[patent_app_number] => 16/736166
[patent_app_country] => US
[patent_app_date] => 2020-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12452
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16736166
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/736166 | Method of producing stresses in a semiconductor wafer | Jan 6, 2020 | Issued |
Array
(
[id] => 16653373
[patent_doc_number] => 10930566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Complementary metal oxide semiconductor replacement gate high-k metal gate devices with work function adjustments
[patent_app_type] => utility
[patent_app_number] => 16/732970
[patent_app_country] => US
[patent_app_date] => 2020-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 12410
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16732970
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/732970 | Complementary metal oxide semiconductor replacement gate high-k metal gate devices with work function adjustments | Jan 1, 2020 | Issued |
Array
(
[id] => 15873319
[patent_doc_number] => 20200144063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => METHOD FOR FORMING SEMICONDUCTOR DEVICE STRUCTURE WITH ETCH STOP LAYER
[patent_app_type] => utility
[patent_app_number] => 16/730343
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6169
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730343
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730343 | Method for forming semiconductor device structure with etch stop layer | Dec 29, 2019 | Issued |
Array
(
[id] => 16677793
[patent_doc_number] => 20210066559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => DISPLAY PANEL AND FABRICATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/730602
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730602
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730602 | Display panel and fabricating method thereof | Dec 29, 2019 | Issued |
Array
(
[id] => 16356714
[patent_doc_number] => 10797232
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Low resistance MgO capping layer for perpendicularly magnetized magnetic tunnel junctions
[patent_app_type] => utility
[patent_app_number] => 16/728061
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 7031
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728061
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728061 | Low resistance MgO capping layer for perpendicularly magnetized magnetic tunnel junctions | Dec 26, 2019 | Issued |
Array
(
[id] => 15869819
[patent_doc_number] => 20200142313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => Critical Dimension (CD) Uniformity of Photoresist Island Patterns Using Alternating Phase Shifting Mask
[patent_app_type] => utility
[patent_app_number] => 16/728124
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4937
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728124 | Critical dimension (CD) uniformity of photoresist island patterns using alternating phase shifting mask | Dec 26, 2019 | Issued |
Array
(
[id] => 17189211
[patent_doc_number] => 20210336096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/626747
[patent_app_country] => US
[patent_app_date] => 2019-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16626747
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/626747 | DISPLAY PANEL AND MANUFACTURING METHOD THEREOF | Dec 23, 2019 | Abandoned |
Array
(
[id] => 17509135
[patent_doc_number] => 20220102238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => Electronic Device and Method for Assembling an Electronic Device
[patent_app_type] => utility
[patent_app_number] => 17/420871
[patent_app_country] => US
[patent_app_date] => 2019-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1898
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17420871
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/420871 | Electronic Device and Method for Assembling an Electronic Device | Dec 17, 2019 | Abandoned |
Array
(
[id] => 16098893
[patent_doc_number] => 20200203433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => PHOTODIODE ARRAYS
[patent_app_type] => utility
[patent_app_number] => 16/718721
[patent_app_country] => US
[patent_app_date] => 2019-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16718721
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/718721 | Photodiode arrays | Dec 17, 2019 | Issued |
Array
(
[id] => 16339228
[patent_doc_number] => 10790197
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => Semiconductor arrangement and formation thereof
[patent_app_type] => utility
[patent_app_number] => 16/714956
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 4566
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16714956
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/714956 | Semiconductor arrangement and formation thereof | Dec 15, 2019 | Issued |
Array
(
[id] => 16081259
[patent_doc_number] => 20200194616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => LIGHT EMITTING DIODE (LED) MASS-TRANSFER APPARATUS AND METHOD OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 16/712674
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14657
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16712674
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/712674 | Light emitting diode (LED) mass-transfer apparatus and method of manufacture | Dec 11, 2019 | Issued |
Array
(
[id] => 16021015
[patent_doc_number] => 20200185351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR OBTAINING LIGHT EMITTING DIODES RECONSTITUTED OVER A CARRIER SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/705702
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3665
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705702 | Semiconductor structure and method for obtaining light emitting diodes reconstituted over a carrier substrate | Dec 5, 2019 | Issued |
Array
(
[id] => 19704942
[patent_doc_number] => 12198989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Method for detecting resistance of side trace of display substrate and display substrate
[patent_app_type] => utility
[patent_app_number] => 17/255079
[patent_app_country] => US
[patent_app_date] => 2019-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7008
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17255079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/255079 | Method for detecting resistance of side trace of display substrate and display substrate | Nov 28, 2019 | Issued |
Array
(
[id] => 15688567
[patent_doc_number] => 20200098947
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => HIGH EFFICIENCY VISIBLE AND ULTRAVIOLET NANOWIRE EMITTERS
[patent_app_type] => utility
[patent_app_number] => 16/696012
[patent_app_country] => US
[patent_app_date] => 2019-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7215
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16696012
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/696012 | High efficiency visible and ultraviolet nanowire emitters | Nov 25, 2019 | Issued |
Array
(
[id] => 17448486
[patent_doc_number] => 20220068991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => IMAGING ELEMENT AND MANUFACTURING METHOD OF IMAGING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/418657
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19550
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17418657
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/418657 | IMAGING ELEMENT AND MANUFACTURING METHOD OF IMAGING ELEMENT | Nov 21, 2019 | Abandoned |
Array
(
[id] => 17107653
[patent_doc_number] => 11127881
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-21
[patent_title] => Ultra-dense array of LEDs with half cavities and reflective sidewalls
[patent_app_type] => utility
[patent_app_number] => 16/692767
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 32
[patent_no_of_words] => 5727
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16692767
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/692767 | Ultra-dense array of LEDs with half cavities and reflective sidewalls | Nov 21, 2019 | Issued |
Array
(
[id] => 19376711
[patent_doc_number] => 12068291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Display panel, splicing display panel and preparation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/978810
[patent_app_country] => US
[patent_app_date] => 2019-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 12150
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16978810
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/978810 | Display panel, splicing display panel and preparation method thereof | Nov 14, 2019 | Issued |
Array
(
[id] => 16312773
[patent_doc_number] => 20200291511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => REACTION CHAMBER PASSIVATION AND SELECTIVE DEPOSITION OF METALLIC FILMS
[patent_app_type] => utility
[patent_app_number] => 16/676017
[patent_app_country] => US
[patent_app_date] => 2019-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18511
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16676017
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/676017 | Reaction chamber passivation and selective deposition of metallic films | Nov 5, 2019 | Issued |
Array
(
[id] => 15775989
[patent_doc_number] => 20200119012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => VERTICAL FIELD-EFFECT TRANSISTORS FOR MONOLITHIC THREE-DIMENSIONAL SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/672679
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7221
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16672679
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/672679 | Vertical field-effect transistors for monolithic three-dimensional semiconductor integrated circuit devices | Nov 3, 2019 | Issued |