Raymond Ngan Phan

Array ( [id] => 8152947 [patent_doc_number] => 08168970 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-01 [patent_title] => 'Die having embedded circuitry with test and test enable circuitry' [patent_app_type] => utility [patent_app_number] => 13/097352 [patent_app_country] => US [patent_app_date] => 2011-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 5691 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/168/08168970.pdf [firstpage_image] =>[orig_patent_app_number] => 13097352 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8543261 [patent_doc_number] => 08318550 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-11-27 [patent_title] => 'Multilayer select devices and methods related thereto' [patent_app_type] => utility [patent_app_number] => 13/083350 [patent_app_country] => US [patent_app_date] => 2011-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3196 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13083350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8439622 [patent_doc_number] => 20120256238 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-10-11 [patent_title] => 'Junction Field Effect Transistor With An Epitaxially Grown Gate Structure' [patent_app_type] => utility [patent_app_number] => 13/080690 [patent_app_country] => US [patent_app_date] => 2011-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 16930 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13080690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8321193 [patent_doc_number] => 20120193595 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-08-02 [patent_title] => 'COMPOSITE TARGET SPUTTERING FOR FORMING DOPED PHASE CHANGE MATERIALS' [patent_app_type] => utility [patent_app_number] => 13/076169 [patent_app_country] => US [patent_app_date] => 2011-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8084 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13076169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8071583 [patent_doc_number] => 20110241229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'ENCAPSULATED NANOPARTICLES' [patent_app_type] => utility [patent_app_number] => 13/075458 [patent_app_country] => US [patent_app_date] => 2011-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8774 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20110241229.pdf [firstpage_image] =>[orig_patent_app_number] => 13075458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8846826 [patent_doc_number] => 08456013 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-04 [patent_title] => 'Post passivation interconnection schemes on top of the IC chips' [patent_app_type] => utility [patent_app_number] => 13/071203 [patent_app_country] => US [patent_app_date] => 2011-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 6872 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13071203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8185533 [patent_doc_number] => 20120115323 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/384015 [patent_app_country] => US [patent_app_date] => 2011-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 9212 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20120115323.pdf [firstpage_image] =>[orig_patent_app_number] => 13384015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8103773 [patent_doc_number] => 08153534 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-10 [patent_title] => 'Direct oxidation method for semiconductor process' [patent_app_type] => utility [patent_app_number] => 13/025738 [patent_app_country] => US [patent_app_date] => 2011-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 9991 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/153/08153534.pdf [firstpage_image] =>[orig_patent_app_number] => 13025738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7711992 [patent_doc_number] => 08093073 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-10 [patent_title] => 'Manufacturing method of a tray, a socket for inspection, and a semiconductor device' [patent_app_type] => utility [patent_app_number] => 13/021365 [patent_app_country] => US [patent_app_date] => 2011-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 19 [patent_no_of_words] => 8934 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/093/08093073.pdf [firstpage_image] =>[orig_patent_app_number] => 13021365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6177570 [patent_doc_number] => 20110121344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-26 [patent_title] => 'COLOR CORRECTION FOR WAFER LEVEL WHITE LEDs' [patent_app_type] => utility [patent_app_number] => 13/018254 [patent_app_country] => US [patent_app_date] => 2011-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10661 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20110121344.pdf [firstpage_image] =>[orig_patent_app_number] => 13018254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6075117 [patent_doc_number] => 20110140166 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-16 [patent_title] => 'Method of fabricating a deep trench insulated gate bipolar transistor' [patent_app_type] => utility [patent_app_number] => 12/930626 [patent_app_country] => US [patent_app_date] => 2011-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3944 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20110140166.pdf [firstpage_image] =>[orig_patent_app_number] => 12930626 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6328157 [patent_doc_number] => 20100327449 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/880520 [patent_app_country] => US [patent_app_date] => 2010-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 13896 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0327/20100327449.pdf [firstpage_image] =>[orig_patent_app_number] => 12880520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5953280 [patent_doc_number] => 20110033982 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'Lead-forming die and method of manufacturing semiconductor device utilizing lead-forming die' [patent_app_type] => utility [patent_app_number] => 12/805368 [patent_app_country] => US [patent_app_date] => 2010-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7041 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20110033982.pdf [firstpage_image] =>[orig_patent_app_number] => 12805368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9662118 [patent_doc_number] => 08809092 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-19 [patent_title] => 'Generating and detecting radiation' [patent_app_type] => utility [patent_app_number] => 13/384214 [patent_app_country] => US [patent_app_date] => 2010-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 22 [patent_no_of_words] => 9282 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13384214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8625428 [patent_doc_number] => 08357923 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-22 [patent_title] => 'External extraction light emitting diode based upon crystallographic faceted surfaces' [patent_app_type] => utility [patent_app_number] => 12/834608 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 27 [patent_no_of_words] => 4758 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12834608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6569940 [patent_doc_number] => 20100273300 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-28 [patent_title] => 'Semiconductor device and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/801918 [patent_app_country] => US [patent_app_date] => 2010-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4671 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20100273300.pdf [firstpage_image] =>[orig_patent_app_number] => 12801918 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6231330 [patent_doc_number] => 20100264528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-21 [patent_title] => 'QUAD FLAT PACK IN QUAD FLAT PACK INTEGRATED CIRCUIT PACKAGE SYSTEM AND METHOD FOR MANUFACTURING THEREOF' [patent_app_type] => utility [patent_app_number] => 12/827864 [patent_app_country] => US [patent_app_date] => 2010-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4152 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0264/20100264528.pdf [firstpage_image] =>[orig_patent_app_number] => 12827864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8146643 [patent_doc_number] => 08163649 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Copper interconnection structure, semiconductor device, and method for forming copper interconnection structure' [patent_app_type] => utility [patent_app_number] => 12/803377 [patent_app_country] => US [patent_app_date] => 2010-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 15505 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/163/08163649.pdf [firstpage_image] =>[orig_patent_app_number] => 12803377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4619120 [patent_doc_number] => 07998839 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-16 [patent_title] => 'Semiconductor device and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/821703 [patent_app_country] => US [patent_app_date] => 2010-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 52 [patent_no_of_words] => 12159 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/998/07998839.pdf [firstpage_image] =>[orig_patent_app_number] => 12821703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6273794 [patent_doc_number] => 20100255640 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-07 [patent_title] => 'METHOD OF FABRICATING A TWO-SIDED DIE IN A FOUR-SIDED LEADFRAME BASED PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/819818 [patent_app_country] => US [patent_app_date] => 2010-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4722 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0255/20100255640.pdf [firstpage_image] =>[orig_patent_app_number] => 12819818 [rel_patent_id] =>[rel_patent_doc_number] =>)