
Raymond Ngan Phan
Examiner (ID: 13305, Phone: (571)272-3630 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2781, 2181, 2111, 2175, 2787, 2305, 2185, 2186 |
| Total Applications | 1870 |
| Issued Applications | 1699 |
| Pending Applications | 99 |
| Abandoned Applications | 95 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8170756
[patent_doc_number] => 08176345
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-08
[patent_title] => 'Power saving operation for a media drive'
[patent_app_type] => utility
[patent_app_number] => 12/393935
[patent_app_country] => US
[patent_app_date] => 2009-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3234
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/176/08176345.pdf
[firstpage_image] =>[orig_patent_app_number] => 12393935
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/393935 | Power saving operation for a media drive | Feb 25, 2009 | Issued |
Array
(
[id] => 5504004
[patent_doc_number] => 20090164692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-25
[patent_title] => 'DATA TRANSFER APPARATUS WITH CONTROL OF BUSES TO OPTIMIZE DATA TRANSFER'
[patent_app_type] => utility
[patent_app_number] => 12/390198
[patent_app_country] => US
[patent_app_date] => 2009-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 11687
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20090164692.pdf
[firstpage_image] =>[orig_patent_app_number] => 12390198
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/390198 | Data transfer apparatus with control of buses to optimize different size data transfers | Feb 19, 2009 | Issued |
Array
(
[id] => 8235535
[patent_doc_number] => 08200994
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-12
[patent_title] => 'Image processing apparatus operable using multiple clocks'
[patent_app_type] => utility
[patent_app_number] => 12/372036
[patent_app_country] => US
[patent_app_date] => 2009-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 16028
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/200/08200994.pdf
[firstpage_image] =>[orig_patent_app_number] => 12372036
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/372036 | Image processing apparatus operable using multiple clocks | Feb 16, 2009 | Issued |
Array
(
[id] => 8273159
[patent_doc_number] => 08214680
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-07-03
[patent_title] => 'PoE powered management circuitry using out-of-band data port'
[patent_app_type] => utility
[patent_app_number] => 12/370209
[patent_app_country] => US
[patent_app_date] => 2009-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3414
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12370209
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/370209 | PoE powered management circuitry using out-of-band data port | Feb 11, 2009 | Issued |
Array
(
[id] => 5548062
[patent_doc_number] => 20090157939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-18
[patent_title] => 'Multiple module computer system and method'
[patent_app_type] => utility
[patent_app_number] => 12/378197
[patent_app_country] => US
[patent_app_date] => 2009-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 22314
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20090157939.pdf
[firstpage_image] =>[orig_patent_app_number] => 12378197
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/378197 | Multiple module computer system and method using differential signal channel including unidirectional, serial bit channels | Feb 10, 2009 | Issued |
Array
(
[id] => 6479727
[patent_doc_number] => 20100192029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'Systems and Methods for Logging Correctable Memory Errors'
[patent_app_type] => utility
[patent_app_number] => 12/361814
[patent_app_country] => US
[patent_app_date] => 2009-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2936
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20100192029.pdf
[firstpage_image] =>[orig_patent_app_number] => 12361814
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/361814 | System and method for logging system management interrupts | Jan 28, 2009 | Issued |
Array
(
[id] => 8247164
[patent_doc_number] => 08205107
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-19
[patent_title] => 'System and method for using an on-DIMM remote sense for creating performance and power optimization'
[patent_app_type] => utility
[patent_app_number] => 12/362158
[patent_app_country] => US
[patent_app_date] => 2009-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4053
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/205/08205107.pdf
[firstpage_image] =>[orig_patent_app_number] => 12362158
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/362158 | System and method for using an on-DIMM remote sense for creating performance and power optimization | Jan 28, 2009 | Issued |
Array
(
[id] => 5561376
[patent_doc_number] => 20090134228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-28
[patent_title] => 'MEMORY CARDS HAVING TWO STANDARD SETS OF CONTACTS AND A HINGED CONTACT COVERING MECHANISM'
[patent_app_type] => utility
[patent_app_number] => 12/361165
[patent_app_country] => US
[patent_app_date] => 2009-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4944
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0134/20090134228.pdf
[firstpage_image] =>[orig_patent_app_number] => 12361165
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/361165 | Memory card with two standard sets of contacts and a hinged contact covering mechanism | Jan 27, 2009 | Issued |
Array
(
[id] => 8109409
[patent_doc_number] => 08156357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-10
[patent_title] => 'Voltage-based memory size scaling in a data processing system'
[patent_app_type] => utility
[patent_app_number] => 12/360656
[patent_app_country] => US
[patent_app_date] => 2009-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8161
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/156/08156357.pdf
[firstpage_image] =>[orig_patent_app_number] => 12360656
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/360656 | Voltage-based memory size scaling in a data processing system | Jan 26, 2009 | Issued |
Array
(
[id] => 7756562
[patent_doc_number] => 08112652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-07
[patent_title] => 'Multiprocessor system power management of shared memories powering down memory bank only when all processors indicate not powering that memory bank'
[patent_app_type] => utility
[patent_app_number] => 12/356274
[patent_app_country] => US
[patent_app_date] => 2009-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2091
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/112/08112652.pdf
[firstpage_image] =>[orig_patent_app_number] => 12356274
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/356274 | Multiprocessor system power management of shared memories powering down memory bank only when all processors indicate not powering that memory bank | Jan 19, 2009 | Issued |
Array
(
[id] => 4499123
[patent_doc_number] => 07904624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-08
[patent_title] => 'High bandwidth split bus'
[patent_app_type] => utility
[patent_app_number] => 12/348603
[patent_app_country] => US
[patent_app_date] => 2009-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6421
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/904/07904624.pdf
[firstpage_image] =>[orig_patent_app_number] => 12348603
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/348603 | High bandwidth split bus | Jan 4, 2009 | Issued |
Array
(
[id] => 6302268
[patent_doc_number] => 20100162024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'Enabling a Charge Limited Device to Operate for a Desired Period of Time'
[patent_app_type] => utility
[patent_app_number] => 12/343543
[patent_app_country] => US
[patent_app_date] => 2008-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3048
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0162/20100162024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12343543
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/343543 | Enabling a Charge Limited Device to Operate for a Desired Period of Time | Dec 23, 2008 | Abandoned |
Array
(
[id] => 6301604
[patent_doc_number] => 20100161864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'Interrupt request and message signalled interrupt logic for passthru processing'
[patent_app_type] => utility
[patent_app_number] => 12/317646
[patent_app_country] => US
[patent_app_date] => 2008-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3961
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20100161864.pdf
[firstpage_image] =>[orig_patent_app_number] => 12317646
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/317646 | Emulating a line-based interrupt transaction in response to a message signaled interrupt | Dec 22, 2008 | Issued |
Array
(
[id] => 5587275
[patent_doc_number] => 20090106477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'ASYNCHRONOUS/SYNCHRONOUS KVMP SWITCH FOR CONSOLE DEVICES AND PERIPHERAL DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/341717
[patent_app_country] => US
[patent_app_date] => 2008-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3993
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20090106477.pdf
[firstpage_image] =>[orig_patent_app_number] => 12341717
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/341717 | Asynchronous/synchronous switching of console devices and peripheral devices | Dec 21, 2008 | Issued |
Array
(
[id] => 4447339
[patent_doc_number] => 07930455
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'System and method for separating and communicating information-type data and signal-type data'
[patent_app_type] => utility
[patent_app_number] => 12/318013
[patent_app_country] => US
[patent_app_date] => 2008-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6594
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/930/07930455.pdf
[firstpage_image] =>[orig_patent_app_number] => 12318013
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/318013 | System and method for separating and communicating information-type data and signal-type data | Dec 18, 2008 | Issued |
Array
(
[id] => 6415174
[patent_doc_number] => 20100150271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => ' MODULATED CLOCK, AN IC INCLUDING THE MODULATED CLOCK AND A METHOD OF PROVIDING A MODULATED CLOCK SIGNAL FOR POWER CONTROL'
[patent_app_type] => utility
[patent_app_number] => 12/337551
[patent_app_country] => US
[patent_app_date] => 2008-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4558
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20100150271.pdf
[firstpage_image] =>[orig_patent_app_number] => 12337551
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/337551 | Modulated clock, an IC including the modulated clock and a method of providing a modulated clock signal for power control | Dec 16, 2008 | Issued |
Array
(
[id] => 6447791
[patent_doc_number] => 20100153609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'NON-SYSTEM BUS WIDTH DATA TRANSFER EXECUTABLE AT A NON-ALIGNED SYSTEM BUS ADDRESS'
[patent_app_type] => utility
[patent_app_number] => 12/334859
[patent_app_country] => US
[patent_app_date] => 2008-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4159
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20100153609.pdf
[firstpage_image] =>[orig_patent_app_number] => 12334859
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/334859 | Non-system bus width data transfer executable at a non-aligned system bus address | Dec 14, 2008 | Issued |
Array
(
[id] => 6464407
[patent_doc_number] => 20100146312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'MOBILE DEVICE POWER MANAGEMENT PRIORITIZATION'
[patent_app_type] => utility
[patent_app_number] => 12/331653
[patent_app_country] => US
[patent_app_date] => 2008-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20100146312.pdf
[firstpage_image] =>[orig_patent_app_number] => 12331653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331653 | Selective low power management prioritization in a mobile device | Dec 9, 2008 | Issued |
Array
(
[id] => 4586149
[patent_doc_number] => 07849244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-07
[patent_title] => 'Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system'
[patent_app_type] => utility
[patent_app_number] => 12/330812
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4939
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/849/07849244.pdf
[firstpage_image] =>[orig_patent_app_number] => 12330812
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330812 | Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system | Dec 8, 2008 | Issued |
Array
(
[id] => 6463137
[patent_doc_number] => 20100146181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'METHOD AND APPARATUS FOR PROVIDING A HIGH-SPEED COMMUNICATIONS LINK BETWEEN A PORTABLE DEVICE AND A DOCKING STATION'
[patent_app_type] => utility
[patent_app_number] => 12/329982
[patent_app_country] => US
[patent_app_date] => 2008-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9861
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20100146181.pdf
[firstpage_image] =>[orig_patent_app_number] => 12329982
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/329982 | Method and apparatus for providing a high-speed communications link between a portable device and a docking station | Dec 7, 2008 | Issued |