| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 6301604
[patent_doc_number] => 20100161864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'Interrupt request and message signalled interrupt logic for passthru processing'
[patent_app_type] => utility
[patent_app_number] => 12/317646
[patent_app_country] => US
[patent_app_date] => 2008-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3961
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20100161864.pdf
[firstpage_image] =>[orig_patent_app_number] => 12317646
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/317646 | Emulating a line-based interrupt transaction in response to a message signaled interrupt | Dec 22, 2008 | Issued |
Array
(
[id] => 5587275
[patent_doc_number] => 20090106477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-23
[patent_title] => 'ASYNCHRONOUS/SYNCHRONOUS KVMP SWITCH FOR CONSOLE DEVICES AND PERIPHERAL DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/341717
[patent_app_country] => US
[patent_app_date] => 2008-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3993
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0106/20090106477.pdf
[firstpage_image] =>[orig_patent_app_number] => 12341717
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/341717 | Asynchronous/synchronous switching of console devices and peripheral devices | Dec 21, 2008 | Issued |
Array
(
[id] => 4447339
[patent_doc_number] => 07930455
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'System and method for separating and communicating information-type data and signal-type data'
[patent_app_type] => utility
[patent_app_number] => 12/318013
[patent_app_country] => US
[patent_app_date] => 2008-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6594
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/930/07930455.pdf
[firstpage_image] =>[orig_patent_app_number] => 12318013
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/318013 | System and method for separating and communicating information-type data and signal-type data | Dec 18, 2008 | Issued |
Array
(
[id] => 6415174
[patent_doc_number] => 20100150271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => ' MODULATED CLOCK, AN IC INCLUDING THE MODULATED CLOCK AND A METHOD OF PROVIDING A MODULATED CLOCK SIGNAL FOR POWER CONTROL'
[patent_app_type] => utility
[patent_app_number] => 12/337551
[patent_app_country] => US
[patent_app_date] => 2008-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4558
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0150/20100150271.pdf
[firstpage_image] =>[orig_patent_app_number] => 12337551
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/337551 | Modulated clock, an IC including the modulated clock and a method of providing a modulated clock signal for power control | Dec 16, 2008 | Issued |
Array
(
[id] => 6447791
[patent_doc_number] => 20100153609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'NON-SYSTEM BUS WIDTH DATA TRANSFER EXECUTABLE AT A NON-ALIGNED SYSTEM BUS ADDRESS'
[patent_app_type] => utility
[patent_app_number] => 12/334859
[patent_app_country] => US
[patent_app_date] => 2008-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4159
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20100153609.pdf
[firstpage_image] =>[orig_patent_app_number] => 12334859
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/334859 | Non-system bus width data transfer executable at a non-aligned system bus address | Dec 14, 2008 | Issued |
Array
(
[id] => 6464407
[patent_doc_number] => 20100146312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'MOBILE DEVICE POWER MANAGEMENT PRIORITIZATION'
[patent_app_type] => utility
[patent_app_number] => 12/331653
[patent_app_country] => US
[patent_app_date] => 2008-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20100146312.pdf
[firstpage_image] =>[orig_patent_app_number] => 12331653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/331653 | Selective low power management prioritization in a mobile device | Dec 9, 2008 | Issued |
Array
(
[id] => 4586149
[patent_doc_number] => 07849244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-07
[patent_title] => 'Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system'
[patent_app_type] => utility
[patent_app_number] => 12/330812
[patent_app_country] => US
[patent_app_date] => 2008-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4939
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/849/07849244.pdf
[firstpage_image] =>[orig_patent_app_number] => 12330812
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/330812 | Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system | Dec 8, 2008 | Issued |
Array
(
[id] => 6463137
[patent_doc_number] => 20100146181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'METHOD AND APPARATUS FOR PROVIDING A HIGH-SPEED COMMUNICATIONS LINK BETWEEN A PORTABLE DEVICE AND A DOCKING STATION'
[patent_app_type] => utility
[patent_app_number] => 12/329982
[patent_app_country] => US
[patent_app_date] => 2008-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9861
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20100146181.pdf
[firstpage_image] =>[orig_patent_app_number] => 12329982
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/329982 | Method and apparatus for providing a high-speed communications link between a portable device and a docking station | Dec 7, 2008 | Issued |
Array
(
[id] => 4469780
[patent_doc_number] => 07882289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-01
[patent_title] => 'Slave apparatus in a data transmission system, data transmission system and data transmission method in a data transmission system'
[patent_app_type] => utility
[patent_app_number] => 12/329006
[patent_app_country] => US
[patent_app_date] => 2008-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 14804
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 369
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/882/07882289.pdf
[firstpage_image] =>[orig_patent_app_number] => 12329006
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/329006 | Slave apparatus in a data transmission system, data transmission system and data transmission method in a data transmission system | Dec 4, 2008 | Issued |
Array
(
[id] => 8170503
[patent_doc_number] => 08176226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-08
[patent_title] => 'KVMP switch allowing asynchronous and synchronous switching for console devices and peripheral devices among different computers'
[patent_app_type] => utility
[patent_app_number] => 12/329350
[patent_app_country] => US
[patent_app_date] => 2008-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6181
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/176/08176226.pdf
[firstpage_image] =>[orig_patent_app_number] => 12329350
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/329350 | KVMP switch allowing asynchronous and synchronous switching for console devices and peripheral devices among different computers | Dec 4, 2008 | Issued |
Array
(
[id] => 6387409
[patent_doc_number] => 20100082871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'Distributed Command and Address Bus Architecture'
[patent_app_type] => utility
[patent_app_number] => 12/328690
[patent_app_country] => US
[patent_app_date] => 2008-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3466
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20100082871.pdf
[firstpage_image] =>[orig_patent_app_number] => 12328690
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/328690 | Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed | Dec 3, 2008 | Issued |
Array
(
[id] => 7972007
[patent_doc_number] => 07941581
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-10
[patent_title] => 'Method for integrating device-objects into an object-based management system, or configuration system, for field devices in automation technology, which stores updated device objects, activates a program for accessing the stored date and starting a dialog for invoking a selected number of updated device-objects'
[patent_app_type] => utility
[patent_app_number] => 12/314103
[patent_app_country] => US
[patent_app_date] => 2008-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3496
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/941/07941581.pdf
[firstpage_image] =>[orig_patent_app_number] => 12314103
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/314103 | Method for integrating device-objects into an object-based management system, or configuration system, for field devices in automation technology, which stores updated device objects, activates a program for accessing the stored date and starting a dialog for invoking a selected number of updated device-objects | Dec 3, 2008 | Issued |
Array
(
[id] => 6252962
[patent_doc_number] => 20100138640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'Reset synchronisation'
[patent_app_type] => utility
[patent_app_number] => 12/314020
[patent_app_country] => US
[patent_app_date] => 2008-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5940
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20100138640.pdf
[firstpage_image] =>[orig_patent_app_number] => 12314020
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/314020 | Synchronization of two independent reset signals | Dec 1, 2008 | Issued |
Array
(
[id] => 6610544
[patent_doc_number] => 20100131784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-27
[patent_title] => 'POWER SAVINGS FOR MULTI-THREADED PROCESSORS'
[patent_app_type] => utility
[patent_app_number] => 12/324182
[patent_app_country] => US
[patent_app_date] => 2008-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4881
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20100131784.pdf
[firstpage_image] =>[orig_patent_app_number] => 12324182
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/324182 | Method and apparatus for power savings in a multi-threaded processor using a symbol gated with a clock signal | Nov 25, 2008 | Issued |
Array
(
[id] => 7779765
[patent_doc_number] => 08122173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Serial peripheral interface (SPI) circuit having driving circuit with data input and output common pin and display using the same'
[patent_app_type] => utility
[patent_app_number] => 12/275180
[patent_app_country] => US
[patent_app_date] => 2008-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 5235
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/122/08122173.pdf
[firstpage_image] =>[orig_patent_app_number] => 12275180
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/275180 | Serial peripheral interface (SPI) circuit having driving circuit with data input and output common pin and display using the same | Nov 19, 2008 | Issued |
Array
(
[id] => 6552528
[patent_doc_number] => 20100125691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'METHOD FOR POWERLESS IDENTIFICATION OF SERVER I/O SLOTS'
[patent_app_type] => utility
[patent_app_number] => 12/274381
[patent_app_country] => US
[patent_app_date] => 2008-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20100125691.pdf
[firstpage_image] =>[orig_patent_app_number] => 12274381
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/274381 | Insertion and removal of computing cards in server I/O slots | Nov 19, 2008 | Issued |
Array
(
[id] => 4486186
[patent_doc_number] => 07870320
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-11
[patent_title] => 'Interrupt controller for prioritizing interrupt requests in an embedded disk controller'
[patent_app_type] => utility
[patent_app_number] => 12/271261
[patent_app_country] => US
[patent_app_date] => 2008-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 67
[patent_no_of_words] => 10303
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/870/07870320.pdf
[firstpage_image] =>[orig_patent_app_number] => 12271261
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/271261 | Interrupt controller for prioritizing interrupt requests in an embedded disk controller | Nov 13, 2008 | Issued |
Array
(
[id] => 7684043
[patent_doc_number] => 20100122098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-13
[patent_title] => 'GENERIC NETWORK WAKE-UP CAPABILITIES FOR TERMINAL DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/269431
[patent_app_country] => US
[patent_app_date] => 2008-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4730
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20100122098.pdf
[firstpage_image] =>[orig_patent_app_number] => 12269431
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/269431 | Configuring an operating state of a terminal device | Nov 11, 2008 | Issued |
Array
(
[id] => 5411840
[patent_doc_number] => 20090125739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-14
[patent_title] => 'APPARATUS, METHOD, AND COMPUTER PROGRAM PRODUCT FOR PROCESSING INFORMATION'
[patent_app_type] => utility
[patent_app_number] => 12/268635
[patent_app_country] => US
[patent_app_date] => 2008-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 12589
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20090125739.pdf
[firstpage_image] =>[orig_patent_app_number] => 12268635
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/268635 | Apparatus, method, and computer program product for processing information which includes a power-saving mode having a plurality of sub power modes | Nov 10, 2008 | Issued |
Array
(
[id] => 7684117
[patent_doc_number] => 20100122024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-13
[patent_title] => 'METHODS AND SYSTEMS FOR DIRECTLY CONNECTING DEVICES TO MICROCONTROLLERS'
[patent_app_type] => utility
[patent_app_number] => 12/268270
[patent_app_country] => US
[patent_app_date] => 2008-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9526
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20100122024.pdf
[firstpage_image] =>[orig_patent_app_number] => 12268270
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/268270 | Methods and systems for devices with a self-selecting bus decoder | Nov 9, 2008 | Issued |