Razu A Miah
Examiner (ID: 13820)
Most Active Art Unit | 2441 |
Art Unit(s) | 2441 |
Total Applications | 483 |
Issued Applications | 396 |
Pending Applications | 17 |
Abandoned Applications | 68 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9534523
[patent_doc_number] => 20140159169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'RECESSING AND CAPPING OF GATE STRUCTURES WITH VARYING METAL COMPOSITIONS'
[patent_app_type] => utility
[patent_app_number] => 14/181304
[patent_app_country] => US
[patent_app_date] => 2014-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14181304
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/181304 | Recessing and capping of gate structures with varying metal compositions | Feb 13, 2014 | Issued |
Array
(
[id] => 9971688
[patent_doc_number] => 09018703
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Hybrid high voltage device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/176973
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5226
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176973
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176973 | Hybrid high voltage device and manufacturing method thereof | Feb 9, 2014 | Issued |
Array
(
[id] => 10112348
[patent_doc_number] => 09147767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-29
[patent_title] => 'Semiconductor structure and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/175677
[patent_app_country] => US
[patent_app_date] => 2014-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 8066
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14175677
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/175677 | Semiconductor structure and manufacturing method thereof | Feb 6, 2014 | Issued |
Array
(
[id] => 9446397
[patent_doc_number] => 20140117565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'LAMINATE ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/150795
[patent_app_country] => US
[patent_app_date] => 2014-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14150795
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/150795 | Laminate electronic device | Jan 8, 2014 | Issued |
Array
(
[id] => 10309310
[patent_doc_number] => 20150194311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'Method For Manufacturing Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 14/150681
[patent_app_country] => US
[patent_app_date] => 2014-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14150681
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/150681 | Method For Manufacturing Semiconductor Device | Jan 7, 2014 | Abandoned |
Array
(
[id] => 9446314
[patent_doc_number] => 20140117482
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'METHOD OF MANUFACTURING SOLID-STATE IMAGING DEVICE, SOLID-STATE IMAGING DEVICE, AND ELECTRONIC APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/149946
[patent_app_country] => US
[patent_app_date] => 2014-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 14407
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14149946
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/149946 | METHOD OF MANUFACTURING SOLID-STATE IMAGING DEVICE, SOLID-STATE IMAGING DEVICE, AND ELECTRONIC APPARATUS | Jan 7, 2014 | Abandoned |
Array
(
[id] => 10270165
[patent_doc_number] => 20150155162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-04
[patent_title] => 'Reduction of Charging Induced Damage in Photolithography Wet Process'
[patent_app_type] => utility
[patent_app_number] => 14/095150
[patent_app_country] => US
[patent_app_date] => 2013-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6635
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14095150
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/095150 | Reduction of Charging Induced Damage in Photolithography Wet Process | Dec 2, 2013 | Abandoned |
Array
(
[id] => 10617677
[patent_doc_number] => 09337126
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-10
[patent_title] => 'Integrated circuit and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/091610
[patent_app_country] => US
[patent_app_date] => 2013-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5970
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14091610
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/091610 | Integrated circuit and fabricating method thereof | Nov 26, 2013 | Issued |
Array
(
[id] => 10260112
[patent_doc_number] => 20150145109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'Semiconductor Package and Method for Producing the Same'
[patent_app_type] => utility
[patent_app_number] => 14/091545
[patent_app_country] => US
[patent_app_date] => 2013-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8226
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14091545
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/091545 | Semiconductor package and method for producing the same | Nov 26, 2013 | Issued |
Array
(
[id] => 11776273
[patent_doc_number] => 09385228
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-05
[patent_title] => 'Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/092312
[patent_app_country] => US
[patent_app_date] => 2013-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 12092
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14092312
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/092312 | Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device | Nov 26, 2013 | Issued |
Array
(
[id] => 10260140
[patent_doc_number] => 20150145137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'METHOD TO PROVIDE THE THINNEST AND VARIABLE SUBSTRATE THICKNESS FOR RELIABLE PLASTIC AND FLEXIBLE ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/090673
[patent_app_country] => US
[patent_app_date] => 2013-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 5209
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14090673
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/090673 | Method to provide the thinnest and variable substrate thickness for reliable plastic and flexible electronic device | Nov 25, 2013 | Issued |
Array
(
[id] => 10260152
[patent_doc_number] => 20150145149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'Semiconductor Device Packaging'
[patent_app_type] => utility
[patent_app_number] => 14/090570
[patent_app_country] => US
[patent_app_date] => 2013-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8336
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14090570
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/090570 | Semiconductor device packaging | Nov 25, 2013 | Issued |
Array
(
[id] => 10531260
[patent_doc_number] => 09257403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-09
[patent_title] => 'Copper ball bond interface structure and formation'
[patent_app_type] => utility
[patent_app_number] => 14/090086
[patent_app_country] => US
[patent_app_date] => 2013-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 10722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14090086
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/090086 | Copper ball bond interface structure and formation | Nov 25, 2013 | Issued |
Array
(
[id] => 12012809
[patent_doc_number] => 09806132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Organic X-ray detector with barrier layer'
[patent_app_type] => utility
[patent_app_number] => 14/087774
[patent_app_country] => US
[patent_app_date] => 2013-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3143
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14087774
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/087774 | Organic X-ray detector with barrier layer | Nov 21, 2013 | Issued |
Array
(
[id] => 10252232
[patent_doc_number] => 20150137228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'SEMICONDUCTOR STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 14/085939
[patent_app_country] => US
[patent_app_date] => 2013-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3060
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14085939
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/085939 | Semiconductor structure | Nov 20, 2013 | Issued |
Array
(
[id] => 12498594
[patent_doc_number] => 09997492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Optically-masked microelectronic packages and methods for the fabrication thereof
[patent_app_type] => utility
[patent_app_number] => 14/086745
[patent_app_country] => US
[patent_app_date] => 2013-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 25
[patent_no_of_words] => 7633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14086745
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/086745 | Optically-masked microelectronic packages and methods for the fabrication thereof | Nov 20, 2013 | Issued |
Array
(
[id] => 10145147
[patent_doc_number] => 09177963
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-03
[patent_title] => 'Forming a low votage antifuse device and resulting device'
[patent_app_type] => utility
[patent_app_number] => 14/082263
[patent_app_country] => US
[patent_app_date] => 2013-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2314
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14082263
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/082263 | Forming a low votage antifuse device and resulting device | Nov 17, 2013 | Issued |
Array
(
[id] => 10252383
[patent_doc_number] => 20150137379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'Fan Out Package Structure and Methods of Forming'
[patent_app_type] => utility
[patent_app_number] => 14/081853
[patent_app_country] => US
[patent_app_date] => 2013-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2866
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14081853
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/081853 | Fan out package structure and methods of forming | Nov 14, 2013 | Issued |
Array
(
[id] => 10252377
[patent_doc_number] => 20150137373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED CONTACT STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 14/081749
[patent_app_country] => US
[patent_app_date] => 2013-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3021
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14081749
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/081749 | Integrated circuits and methods for fabricating integrated circuits with improved contact structures | Nov 14, 2013 | Issued |
Array
(
[id] => 10086453
[patent_doc_number] => 09123808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'Tuck strategy in transistor manufacturing flow'
[patent_app_type] => utility
[patent_app_number] => 14/076562
[patent_app_country] => US
[patent_app_date] => 2013-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8599
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14076562
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/076562 | Tuck strategy in transistor manufacturing flow | Nov 10, 2013 | Issued |