
Reema Patel
Examiner (ID: 12235, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1436 |
| Issued Applications | 1190 |
| Pending Applications | 119 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19873675
[patent_doc_number] => 12266544
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Reversed tone patterning method for dipole incorporation for multiple threshold voltages
[patent_app_type] => utility
[patent_app_number] => 18/645181
[patent_app_country] => US
[patent_app_date] => 2024-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 11387
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645181
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645181 | Reversed tone patterning method for dipole incorporation for multiple threshold voltages | Apr 23, 2024 | Issued |
Array
(
[id] => 20312019
[patent_doc_number] => 20250329648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => CONDUCTIVE PASTE VSS SHORTING FOR GROUND BUMPS
[patent_app_type] => utility
[patent_app_number] => 18/638329
[patent_app_country] => US
[patent_app_date] => 2024-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2076
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18638329
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/638329 | CONDUCTIVE PASTE VSS SHORTING FOR GROUND BUMPS | Apr 16, 2024 | Pending |
Array
(
[id] => 19351309
[patent_doc_number] => 20240260273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => SWITCHING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 18/631560
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631560
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/631560 | Switching element | Apr 9, 2024 | Issued |
Array
(
[id] => 20252852
[patent_doc_number] => 20250301721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-25
[patent_title] => SEMICONDUCTOR DEVICE WITH TOP DIELECTRIC LAYER AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/631408
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5405
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/631408 | SEMICONDUCTOR DEVICE WITH TOP DIELECTRIC LAYER AND METHOD FOR FABRICATING THE SAME | Apr 9, 2024 | Pending |
Array
(
[id] => 20286167
[patent_doc_number] => 20250311409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => ETCH STOP ARCHITECTURES FOR POWER DEVICE AND PASSIVE COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 18/619011
[patent_app_country] => US
[patent_app_date] => 2024-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619011
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619011 | ETCH STOP ARCHITECTURES FOR POWER DEVICE AND PASSIVE COMPONENTS | Mar 26, 2024 | Pending |
Array
(
[id] => 20252851
[patent_doc_number] => 20250301720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-25
[patent_title] => SEMICONDUCTOR DEVICE WITH TOP DIELECTRIC LAYER AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/613392
[patent_app_country] => US
[patent_app_date] => 2024-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5443
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613392
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/613392 | SEMICONDUCTOR DEVICE WITH TOP DIELECTRIC LAYER AND METHOD FOR FABRICATING THE SAME | Mar 21, 2024 | Pending |
Array
(
[id] => 19470540
[patent_doc_number] => 20240324210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/592055
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18592055
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/592055 | SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY | Feb 28, 2024 | Pending |
Array
(
[id] => 19980236
[patent_doc_number] => 12347724
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-01
[patent_title] => Surface modification layer for conductive feature formation
[patent_app_type] => utility
[patent_app_number] => 18/586925
[patent_app_country] => US
[patent_app_date] => 2024-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 1226
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18586925
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/586925 | Surface modification layer for conductive feature formation | Feb 25, 2024 | Issued |
Array
(
[id] => 19239485
[patent_doc_number] => 20240196681
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/585660
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9303
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585660
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585660 | Display apparatus and method of manufacturing the same | Feb 22, 2024 | Issued |
Array
(
[id] => 19714575
[patent_doc_number] => 20250024717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/443311
[patent_app_country] => US
[patent_app_date] => 2024-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9647
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18443311
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/443311 | DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF | Feb 15, 2024 | Pending |
Array
(
[id] => 19221444
[patent_doc_number] => 20240186148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/438047
[patent_app_country] => US
[patent_app_date] => 2024-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18438047
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/438047 | Method of manufacturing a semiconductor device | Feb 8, 2024 | Issued |
Array
(
[id] => 19206447
[patent_doc_number] => 20240178346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => MICRO LIGHT-EMITTING DIODE AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 18/433466
[patent_app_country] => US
[patent_app_date] => 2024-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4972
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18433466
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/433466 | MICRO LIGHT-EMITTING DIODE AND DISPLAY PANEL | Feb 5, 2024 | Pending |
Array
(
[id] => 19223587
[patent_doc_number] => 20240188291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/431112
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18431112
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/431112 | SEMICONDUCTOR DEVICES | Feb 1, 2024 | Pending |
Array
(
[id] => 19288038
[patent_doc_number] => 20240224521
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => VERTICAL SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/428264
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18428264
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/428264 | VERTICAL SEMICONDUCTOR DEVICES | Jan 30, 2024 | Pending |
Array
(
[id] => 19906467
[patent_doc_number] => 12283483
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => Sag nanowire growth with a planarization process
[patent_app_type] => utility
[patent_app_number] => 18/426794
[patent_app_country] => US
[patent_app_date] => 2024-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18426794
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/426794 | Sag nanowire growth with a planarization process | Jan 29, 2024 | Issued |
Array
(
[id] => 19966800
[patent_doc_number] => 12336340
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Light-emitting device and display device using the same
[patent_app_type] => utility
[patent_app_number] => 18/424800
[patent_app_country] => US
[patent_app_date] => 2024-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5935
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18424800
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/424800 | Light-emitting device and display device using the same | Jan 26, 2024 | Issued |
Array
(
[id] => 19966708
[patent_doc_number] => 12336247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-17
[patent_title] => Single crystal semiconductor structure and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/417984
[patent_app_country] => US
[patent_app_date] => 2024-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2225
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18417984
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/417984 | Single crystal semiconductor structure and method of fabricating the same | Jan 18, 2024 | Issued |
Array
(
[id] => 20056090
[patent_doc_number] => 20250194312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => FABRICATION METHOD FOR A DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/408525
[patent_app_country] => US
[patent_app_date] => 2024-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18408525
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/408525 | Fabrication method for a display device | Jan 8, 2024 | Issued |
Array
(
[id] => 20216086
[patent_doc_number] => 12412740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Semiconductor device with a porous portion, wafer composite and method of manufacturing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/407025
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 5578
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407025
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407025 | Semiconductor device with a porous portion, wafer composite and method of manufacturing a semiconductor device | Jan 7, 2024 | Issued |
Array
(
[id] => 19796352
[patent_doc_number] => 12237323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Semiconductor device having improved electrostatic discharge protection
[patent_app_type] => utility
[patent_app_number] => 18/405159
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 16150
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405159
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405159 | Semiconductor device having improved electrostatic discharge protection | Jan 4, 2024 | Issued |