
Reema Patel
Examiner (ID: 6667, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1385 |
| Issued Applications | 1154 |
| Pending Applications | 133 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18219463
[patent_doc_number] => 11594412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium
[patent_app_type] => utility
[patent_app_number] => 16/828280
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14236
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16828280
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/828280 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | Mar 23, 2020 | Issued |
Array
(
[id] => 19399715
[patent_doc_number] => 12074102
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-27
[patent_title] => Structural elements for application specific electronic device packages
[patent_app_type] => utility
[patent_app_number] => 16/827085
[patent_app_country] => US
[patent_app_date] => 2020-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 8580
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16827085
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/827085 | Structural elements for application specific electronic device packages | Mar 22, 2020 | Issued |
Array
(
[id] => 16645623
[patent_doc_number] => 10923491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Hybrid bonding contact structure of three-dimensional memory device
[patent_app_type] => utility
[patent_app_number] => 16/821757
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 16553
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821757
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821757 | Hybrid bonding contact structure of three-dimensional memory device | Mar 16, 2020 | Issued |
Array
(
[id] => 17623230
[patent_doc_number] => 11342294
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-24
[patent_title] => Semiconductor device and method of forming protrusion e-bar for 3D SiP
[patent_app_type] => utility
[patent_app_number] => 16/821093
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 42
[patent_no_of_words] => 5326
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16821093
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/821093 | Semiconductor device and method of forming protrusion e-bar for 3D SiP | Mar 16, 2020 | Issued |
Array
(
[id] => 17100391
[patent_doc_number] => 20210288182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => TRANSISTORS WITH A SECTIONED EPITAXIAL SEMICONDUCTOR LAYER
[patent_app_type] => utility
[patent_app_number] => 16/819832
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4142
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16819832
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/819832 | Transistors with a sectioned epitaxial semiconductor layer | Mar 15, 2020 | Issued |
Array
(
[id] => 19376732
[patent_doc_number] => 12068312
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Reverse conducting insulated gate power semiconductor device having low conduction losses
[patent_app_type] => utility
[patent_app_number] => 17/442019
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7481
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 482
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17442019
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/442019 | Reverse conducting insulated gate power semiconductor device having low conduction losses | Mar 12, 2020 | Issued |
Array
(
[id] => 18975474
[patent_doc_number] => 20240055566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/754552
[patent_app_country] => US
[patent_app_date] => 2020-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26190
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17754552
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/754552 | DISPLAY DEVICE | Mar 11, 2020 | Pending |
Array
(
[id] => 17085405
[patent_doc_number] => 20210280412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => SEMICONDUCTOR COMPONENT AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/812589
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2311
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812589
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812589 | Semiconductor component and method for fabricating the same | Mar 8, 2020 | Issued |
Array
(
[id] => 16286710
[patent_doc_number] => 20200280312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => Tuning Capacitance to Enhance FET Stack Voltage Withstand
[patent_app_type] => utility
[patent_app_number] => 16/813459
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9672
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16813459
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/813459 | Tuning capacitance to enhance FET stack voltage withstand | Mar 8, 2020 | Issued |
Array
(
[id] => 18054191
[patent_doc_number] => 11527586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Display device, method for controlling the same, and display panel
[patent_app_type] => utility
[patent_app_number] => 16/811411
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 7998
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16811411
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/811411 | Display device, method for controlling the same, and display panel | Mar 5, 2020 | Issued |
Array
(
[id] => 16425244
[patent_doc_number] => 20200350442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => RESONANT TUNNELING DEVICES INCLUDING TWO-DIMENSIONAL SEMICONDUCTOR MATERIALS AND METHODS OF DETECTING PHYSICAL PROPERTIES USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/811549
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16811549
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/811549 | Resonant tunneling devices including two-dimensional semiconductor materials and methods of detecting physical properties using the same | Mar 5, 2020 | Issued |
Array
(
[id] => 17941652
[patent_doc_number] => 11476111
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Semiconductor device with a porous portion, wafer composite and method of manufacturing a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/811192
[patent_app_country] => US
[patent_app_date] => 2020-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 10248
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16811192
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/811192 | Semiconductor device with a porous portion, wafer composite and method of manufacturing a semiconductor device | Mar 5, 2020 | Issued |
Array
(
[id] => 17253982
[patent_doc_number] => 11189480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => Element chip manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/809755
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 26
[patent_no_of_words] => 10520
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16809755
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/809755 | Element chip manufacturing method | Mar 4, 2020 | Issued |
Array
(
[id] => 16692365
[patent_doc_number] => 20210074844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/808584
[patent_app_country] => US
[patent_app_date] => 2020-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16808584
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/808584 | Semiconductor device and method for manufacturing same | Mar 3, 2020 | Issued |
Array
(
[id] => 17002522
[patent_doc_number] => 11081344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-03
[patent_title] => Method for manufacturing semiconductor substrate
[patent_app_type] => utility
[patent_app_number] => 16/805896
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3384
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16805896
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/805896 | Method for manufacturing semiconductor substrate | Mar 1, 2020 | Issued |
Array
(
[id] => 17366066
[patent_doc_number] => 11233097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Display device including dummy pixels with transmissive areas
[patent_app_type] => utility
[patent_app_number] => 16/804532
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7493
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804532
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804532 | Display device including dummy pixels with transmissive areas | Feb 27, 2020 | Issued |
Array
(
[id] => 16286137
[patent_doc_number] => 20200279739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/804454
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11939
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804454 | Semiconductor devices and fabrication methods thereof | Feb 27, 2020 | Issued |
Array
(
[id] => 16496002
[patent_doc_number] => 10862057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Organic light-emitting diode, organic light-emitting display including the same, and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/805540
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8820
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16805540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/805540 | Organic light-emitting diode, organic light-emitting display including the same, and method of manufacturing the same | Feb 27, 2020 | Issued |
Array
(
[id] => 17239534
[patent_doc_number] => 11183425
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-23
[patent_title] => Method of manufacturing semiconductor device and method of laminating metal
[patent_app_type] => utility
[patent_app_number] => 16/803524
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2823
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803524
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803524 | Method of manufacturing semiconductor device and method of laminating metal | Feb 26, 2020 | Issued |
Array
(
[id] => 18445660
[patent_doc_number] => 11681225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Silver patterning and interconnect processes
[patent_app_type] => utility
[patent_app_number] => 16/803885
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 6250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803885
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803885 | Silver patterning and interconnect processes | Feb 26, 2020 | Issued |