
Reema Patel
Examiner (ID: 2342, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1410 |
| Issued Applications | 1167 |
| Pending Applications | 122 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14985277
[patent_doc_number] => 10446560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/986064
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7884
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15986064
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/986064 | Semiconductor devices | May 21, 2018 | Issued |
Array
(
[id] => 14768611
[patent_doc_number] => 10395706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/984914
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 12235
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984914
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984914 | Semiconductor devices | May 20, 2018 | Issued |
Array
(
[id] => 13582117
[patent_doc_number] => 20180342607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/985191
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5865
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985191
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985191 | Semiconductor structure and fabrication method thereof | May 20, 2018 | Issued |
Array
(
[id] => 14967635
[patent_doc_number] => 20190311296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-10
[patent_title] => Method of Integrating Qubits for Room-Temperature Quantum Computing
[patent_app_type] => utility
[patent_app_number] => 15/984829
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8664
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15984829
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/984829 | Method of Integrating Qubits for Room-Temperature Quantum Computing | May 20, 2018 | Abandoned |
Array
(
[id] => 14378651
[patent_doc_number] => 20190163238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => DISPLAY SUBSTRATE AND METHOD FOR PREPARING THE SAME, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/985096
[patent_app_country] => US
[patent_app_date] => 2018-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985096
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985096 | Display substrate and method for preparing the same, and display device | May 20, 2018 | Issued |
Array
(
[id] => 15108733
[patent_doc_number] => 10475697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Integrated memory, integrated assemblies, and methods of forming memory arrays
[patent_app_type] => utility
[patent_app_number] => 15/982949
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 9341
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982949
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982949 | Integrated memory, integrated assemblies, and methods of forming memory arrays | May 16, 2018 | Issued |
Array
(
[id] => 15760723
[patent_doc_number] => 10622494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-14
[patent_title] => Optoelectronic component and method of producing an optoelectronic component
[patent_app_type] => utility
[patent_app_number] => 15/980939
[patent_app_country] => US
[patent_app_date] => 2018-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3755
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980939 | Optoelectronic component and method of producing an optoelectronic component | May 15, 2018 | Issued |
Array
(
[id] => 13392995
[patent_doc_number] => 20180248040
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-30
[patent_title] => CHARGE CARRIER TRANSPORT FACILITATED BY STRAIN
[patent_app_type] => utility
[patent_app_number] => 15/964765
[patent_app_country] => US
[patent_app_date] => 2018-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6331
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15964765
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/964765 | Charge carrier transport facilitated by strain | Apr 26, 2018 | Issued |
Array
(
[id] => 13514299
[patent_doc_number] => 20180308692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => CRYSTALLINE TRANSITION METAL DICHALCOGENIDE FILMS AND METHODS OF MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 15/962445
[patent_app_country] => US
[patent_app_date] => 2018-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15962445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/962445 | CRYSTALLINE TRANSITION METAL DICHALCOGENIDE FILMS AND METHODS OF MAKING SAME | Apr 24, 2018 | Abandoned |
Array
(
[id] => 15078037
[patent_doc_number] => 10468519
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-05
[patent_title] => Structure of trench metal-oxide-semiconductor field-effect transistor
[patent_app_type] => utility
[patent_app_number] => 15/961043
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2970
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961043
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961043 | Structure of trench metal-oxide-semiconductor field-effect transistor | Apr 23, 2018 | Issued |
Array
(
[id] => 14238533
[patent_doc_number] => 20190131439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => METHOD OF FORMING EPITAXIAL SILICON LAYER AND SEMICONDUCTOR DEVICE THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/961167
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961167
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961167 | Method of forming epitaxial silicon layer and semiconductor device thereof | Apr 23, 2018 | Issued |
Array
(
[id] => 15030523
[patent_doc_number] => 20190326266
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => INTEGRATED CIRCUIT BRIDGE FOR PHOTONICS AND ELECTRICAL CHIP INTEGRATION
[patent_app_type] => utility
[patent_app_number] => 15/961163
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961163
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961163 | Integrated circuit bridge for photonics and electrical chip integration | Apr 23, 2018 | Issued |
Array
(
[id] => 13581993
[patent_doc_number] => 20180342545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-29
[patent_title] => LIGHT RECEIVING ELEMENT AND LIGHT RECEIVING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/961064
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6546
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961064
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961064 | Light receiving element and light receiving device | Apr 23, 2018 | Issued |
Array
(
[id] => 16172884
[patent_doc_number] => 10714462
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Multi-chip package with offset 3D structure
[patent_app_type] => utility
[patent_app_number] => 15/961123
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 4676
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961123
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961123 | Multi-chip package with offset 3D structure | Apr 23, 2018 | Issued |
Array
(
[id] => 15234455
[patent_doc_number] => 10504958
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Semiconductor structure and manufacturing method of the same
[patent_app_type] => utility
[patent_app_number] => 15/961157
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5339
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961157
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961157 | Semiconductor structure and manufacturing method of the same | Apr 23, 2018 | Issued |
Array
(
[id] => 13598853
[patent_doc_number] => 20180350975
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/961013
[patent_app_country] => US
[patent_app_date] => 2018-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 373
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15961013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/961013 | Semiconductor device | Apr 23, 2018 | Issued |
Array
(
[id] => 15641113
[patent_doc_number] => 10593561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Stack frame for electrical connections and the method to fabricate thereof
[patent_app_type] => utility
[patent_app_number] => 15/955696
[patent_app_country] => US
[patent_app_date] => 2018-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 26
[patent_no_of_words] => 5636
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15955696
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/955696 | Stack frame for electrical connections and the method to fabricate thereof | Apr 17, 2018 | Issued |
Array
(
[id] => 13500065
[patent_doc_number] => 20180301575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => COMPOUND SEMICONDUCTOR SOLAR CELL AND METHOD FOR MANUFACTURING A FRONT ELECTRODE OF THE SOLAR CELL
[patent_app_type] => utility
[patent_app_number] => 15/948231
[patent_app_country] => US
[patent_app_date] => 2018-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6676
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15948231
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/948231 | COMPOUND SEMICONDUCTOR SOLAR CELL AND METHOD FOR MANUFACTURING A FRONT ELECTRODE OF THE SOLAR CELL | Apr 8, 2018 | Abandoned |
Array
(
[id] => 13363799
[patent_doc_number] => 20180233439
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => SEMICONDUCTOR CHIP PACKAGE HAVING HEAT DISSIPATING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 15/947877
[patent_app_country] => US
[patent_app_date] => 2018-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6453
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15947877
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/947877 | Semiconductor chip package having heat dissipating structure | Apr 8, 2018 | Issued |
Array
(
[id] => 16752687
[patent_doc_number] => 20210104699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => ORGANIC EL DEVICE SUBSTRATE, ORGANIC EL DEVICE, AND METHOD FOR MANUFACTURING ORGANIC EL DEVICE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/608327
[patent_app_country] => US
[patent_app_date] => 2018-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16608327
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/608327 | ORGANIC EL DEVICE SUBSTRATE, ORGANIC EL DEVICE, AND METHOD FOR MANUFACTURING ORGANIC EL DEVICE SUBSTRATE | Apr 3, 2018 | Abandoned |