
Reema Patel
Examiner (ID: 12235, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1436 |
| Issued Applications | 1190 |
| Pending Applications | 119 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12849031
[patent_doc_number] => 20180174850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => PRODUCTION METHOD FOR SEMICONDUCTOR DEVICE ELECTRODE
[patent_app_type] => utility
[patent_app_number] => 15/574942
[patent_app_country] => US
[patent_app_date] => 2016-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15574942
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/574942 | PRODUCTION METHOD FOR SEMICONDUCTOR DEVICE ELECTRODE | Jun 20, 2016 | Abandoned |
Array
(
[id] => 11087809
[patent_doc_number] => 20160284777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-29
[patent_title] => 'ORGANIC LIGHT-EMITTING DIODE (OLED) DISPLAY'
[patent_app_type] => utility
[patent_app_number] => 15/178348
[patent_app_country] => US
[patent_app_date] => 2016-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12111
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15178348
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/178348 | Organic light-emitting diode (OLED) display | Jun 8, 2016 | Issued |
Array
(
[id] => 11475630
[patent_doc_number] => 20170062413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'CMOS COMPATIBLE FUSE OR RESISTOR USING SELF-ALIGNED CONTACTS'
[patent_app_type] => utility
[patent_app_number] => 15/176258
[patent_app_country] => US
[patent_app_date] => 2016-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4266
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15176258
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/176258 | CMOS compatible fuse or resistor using self-aligned contacts | Jun 7, 2016 | Issued |
Array
(
[id] => 14046007
[patent_doc_number] => 20190079110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => MEMS DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/078213
[patent_app_country] => US
[patent_app_date] => 2016-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2382
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16078213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/078213 | MEMS device and electronic apparatus | Jun 1, 2016 | Issued |
Array
(
[id] => 11483541
[patent_doc_number] => 09590101
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-07
[patent_title] => 'FinFET with multiple dislocation planes and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 15/161723
[patent_app_country] => US
[patent_app_date] => 2016-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 6528
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15161723
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/161723 | FinFET with multiple dislocation planes and method for forming the same | May 22, 2016 | Issued |
Array
(
[id] => 11063711
[patent_doc_number] => 20160260673
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'Method for Increasing Adhesion of Copper to Polymeric Surfaces'
[patent_app_type] => utility
[patent_app_number] => 15/158281
[patent_app_country] => US
[patent_app_date] => 2016-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4531
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15158281
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/158281 | Method for Increasing Adhesion of Copper to Polymeric Surfaces | May 17, 2016 | Abandoned |
Array
(
[id] => 11063721
[patent_doc_number] => 20160260683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/155228
[patent_app_country] => US
[patent_app_date] => 2016-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4302
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15155228
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/155228 | Semiconductor device having semiconductor chip affixed to substrate via insulating resin adhesive film | May 15, 2016 | Issued |
Array
(
[id] => 11578679
[patent_doc_number] => 09633949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Copper etching integration scheme'
[patent_app_type] => utility
[patent_app_number] => 15/153967
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 2992
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15153967
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/153967 | Copper etching integration scheme | May 12, 2016 | Issued |
Array
(
[id] => 12195836
[patent_doc_number] => 09899575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Method of continuous flow synthesis and method of correcting emission spectrum of light emitting device'
[patent_app_type] => utility
[patent_app_number] => 15/140501
[patent_app_country] => US
[patent_app_date] => 2016-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 22
[patent_no_of_words] => 6097
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15140501
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/140501 | Method of continuous flow synthesis and method of correcting emission spectrum of light emitting device | Apr 27, 2016 | Issued |
Array
(
[id] => 11125245
[patent_doc_number] => 20160322218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-03
[patent_title] => 'Film Forming Method and Film Forming Apparatus'
[patent_app_type] => utility
[patent_app_number] => 15/140551
[patent_app_country] => US
[patent_app_date] => 2016-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 29609
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15140551
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/140551 | Film Forming Method and Film Forming Apparatus | Apr 27, 2016 | Abandoned |
Array
(
[id] => 11678103
[patent_doc_number] => 09676619
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'Method for wafer-level chip scale package testing'
[patent_app_type] => utility
[patent_app_number] => 15/140452
[patent_app_country] => US
[patent_app_date] => 2016-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 2917
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15140452
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/140452 | Method for wafer-level chip scale package testing | Apr 26, 2016 | Issued |
Array
(
[id] => 11025560
[patent_doc_number] => 20160222515
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-04
[patent_title] => 'SYNTHESIS AND USE OF PRECURSORS FOR ALD OF GROUP VA ELEMENT CONTAINING THIN FILMS'
[patent_app_type] => utility
[patent_app_number] => 15/096511
[patent_app_country] => US
[patent_app_date] => 2016-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 27958
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15096511
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/096511 | Synthesis and use of precursors for ALD of group VA element containing thin films | Apr 11, 2016 | Issued |
Array
(
[id] => 11453346
[patent_doc_number] => 09576999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Backside structure and methods for BSI image sensors'
[patent_app_type] => utility
[patent_app_number] => 15/090275
[patent_app_country] => US
[patent_app_date] => 2016-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5503
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15090275
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/090275 | Backside structure and methods for BSI image sensors | Apr 3, 2016 | Issued |
Array
(
[id] => 13808383
[patent_doc_number] => 10181460
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-15
[patent_title] => Method for manufacturing semiconductor device, semiconductor mounting device, and memory device manufactured by method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/562501
[patent_app_country] => US
[patent_app_date] => 2016-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 10004
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15562501
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/562501 | Method for manufacturing semiconductor device, semiconductor mounting device, and memory device manufactured by method for manufacturing semiconductor device | Mar 28, 2016 | Issued |
Array
(
[id] => 12109721
[patent_doc_number] => 09866212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-09
[patent_title] => 'Tuning capacitance to enhance FET stack voltage withstand'
[patent_app_type] => utility
[patent_app_number] => 15/061909
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 10021
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15061909
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/061909 | Tuning capacitance to enhance FET stack voltage withstand | Mar 3, 2016 | Issued |
Array
(
[id] => 13819433
[patent_doc_number] => 10186490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Manufacturing method of display panel and bonding cutting device
[patent_app_type] => utility
[patent_app_number] => 15/324595
[patent_app_country] => US
[patent_app_date] => 2016-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3733
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15324595
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/324595 | Manufacturing method of display panel and bonding cutting device | Feb 15, 2016 | Issued |
Array
(
[id] => 13806677
[patent_doc_number] => 10180603
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-15
[patent_title] => Array substrate and method of manufacturing the same, display panel and display device
[patent_app_type] => utility
[patent_app_number] => 15/324938
[patent_app_country] => US
[patent_app_date] => 2016-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6452
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15324938
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/324938 | Array substrate and method of manufacturing the same, display panel and display device | Feb 3, 2016 | Issued |
Array
(
[id] => 10772103
[patent_doc_number] => 20160118259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-28
[patent_title] => 'ZrAlON FILMS'
[patent_app_type] => utility
[patent_app_number] => 14/990214
[patent_app_country] => US
[patent_app_date] => 2016-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9445
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14990214
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/990214 | ZrAION films | Jan 6, 2016 | Issued |
Array
(
[id] => 10747434
[patent_doc_number] => 20160093585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'THERMOCOMPRESSION FOR SEMICONDUCTOR CHIP ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 14/963273
[patent_app_country] => US
[patent_app_date] => 2015-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3209
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14963273
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/963273 | Thermocompression for semiconductor chip assembly | Dec 8, 2015 | Issued |
Array
(
[id] => 11673709
[patent_doc_number] => 20170162432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'Method and Apparatus for Semiconductor Planarization'
[patent_app_type] => utility
[patent_app_number] => 14/958443
[patent_app_country] => US
[patent_app_date] => 2015-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5505
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14958443
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/958443 | Method and apparatus for semiconductor planarization | Dec 2, 2015 | Issued |