
Reema Patel
Examiner (ID: 12235, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1436 |
| Issued Applications | 1190 |
| Pending Applications | 119 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10244858
[patent_doc_number] => 20150129854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-14
[patent_title] => 'THIN-FILM TRANSISTOR, METHOD OF MANUFACTURING THE SAME, AND ORGANIC LIGHT-EMITTING DIODE (OLED) DISPLAY INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/527609
[patent_app_country] => US
[patent_app_date] => 2014-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 7211
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14527609
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/527609 | Thin-film transistor, method of manufacturing the same, and organic light-emitting diode (OLED) display including the same | Oct 28, 2014 | Issued |
Array
(
[id] => 10238276
[patent_doc_number] => 20150123271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-07
[patent_title] => 'THERMOCOMPRESSION FOR SEMICONDUCTOR CHIP ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 14/525340
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3210
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525340
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525340 | Thermocompression for semiconductor chip assembly | Oct 27, 2014 | Issued |
Array
(
[id] => 10259911
[patent_doc_number] => 20150144908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY PANEL AND ORGANIC LIGHT EMITTING DISPLAY DEVICE INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/526077
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 11281
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14526077
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/526077 | Organic light emitting display panel and organic light emitting display device including the same | Oct 27, 2014 | Issued |
Array
(
[id] => 11765220
[patent_doc_number] => 09373671
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-21
[patent_title] => 'Organic light-emitting diode (OLED) display'
[patent_app_type] => utility
[patent_app_number] => 14/525009
[patent_app_country] => US
[patent_app_date] => 2014-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 25
[patent_no_of_words] => 12093
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525009
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525009 | Organic light-emitting diode (OLED) display | Oct 26, 2014 | Issued |
Array
(
[id] => 11279829
[patent_doc_number] => 09496311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Solid-state imaging device, method of manufacturing the same, and electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/524540
[patent_app_country] => US
[patent_app_date] => 2014-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 79
[patent_no_of_words] => 12296
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14524540
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/524540 | Solid-state imaging device, method of manufacturing the same, and electronic apparatus | Oct 26, 2014 | Issued |
Array
(
[id] => 13363993
[patent_doc_number] => 20180233536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-16
[patent_title] => MICROLED DISPLAY & ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 15/512526
[patent_app_country] => US
[patent_app_date] => 2014-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16212
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15512526
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/512526 | MicroLED display and assembly | Oct 16, 2014 | Issued |
Array
(
[id] => 11221725
[patent_doc_number] => 09450070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Method for manufacturing a silicon semiconductor substrate including a diffusion layer prior to forming a semiconductor device thereon'
[patent_app_type] => utility
[patent_app_number] => 14/511862
[patent_app_country] => US
[patent_app_date] => 2014-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8153
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14511862
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/511862 | Method for manufacturing a silicon semiconductor substrate including a diffusion layer prior to forming a semiconductor device thereon | Oct 9, 2014 | Issued |
Array
(
[id] => 10184931
[patent_doc_number] => 09214615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-15
[patent_title] => 'Methods of fabricating wafer-level flip chip device packages'
[patent_app_type] => utility
[patent_app_number] => 14/505894
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 22
[patent_no_of_words] => 11217
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14505894
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/505894 | Methods of fabricating wafer-level flip chip device packages | Oct 2, 2014 | Issued |
Array
(
[id] => 9996516
[patent_doc_number] => 09041118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Replacement metal gate structure for CMOS device'
[patent_app_type] => utility
[patent_app_number] => 14/500914
[patent_app_country] => US
[patent_app_date] => 2014-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2369
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14500914
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/500914 | Replacement metal gate structure for CMOS device | Sep 28, 2014 | Issued |
Array
(
[id] => 11946008
[patent_doc_number] => 20170250159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'INTEGRATED CIRCUIT DIE HAVING BACKSIDE PASSIVE COMPONENTS AND METHODS ASSOCIATED THEREWITH'
[patent_app_type] => utility
[patent_app_number] => 15/503377
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11058
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15503377
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/503377 | Integrated circuit die having backside passive components and methods associated therewith | Sep 25, 2014 | Issued |
Array
(
[id] => 10580786
[patent_doc_number] => 09302904
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-05
[patent_title] => 'Method of fabricating integrated semiconductor device and structure thereof'
[patent_app_type] => utility
[patent_app_number] => 14/495940
[patent_app_country] => US
[patent_app_date] => 2014-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 35
[patent_no_of_words] => 5091
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14495940
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/495940 | Method of fabricating integrated semiconductor device and structure thereof | Sep 24, 2014 | Issued |
Array
(
[id] => 9796647
[patent_doc_number] => 20150008591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-08
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/494134
[patent_app_country] => US
[patent_app_date] => 2014-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 14086
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14494134
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/494134 | Semiconductor device and manufacturing method of the same | Sep 22, 2014 | Issued |
Array
(
[id] => 9792831
[patent_doc_number] => 20150004774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'METHODS OF FABRICATING A SEMICONDUCTOR DEVICE INCLUDING FINE PATTERNS'
[patent_app_type] => utility
[patent_app_number] => 14/489741
[patent_app_country] => US
[patent_app_date] => 2014-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 59
[patent_figures_cnt] => 59
[patent_no_of_words] => 13675
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14489741
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/489741 | METHODS OF FABRICATING A SEMICONDUCTOR DEVICE INCLUDING FINE PATTERNS | Sep 17, 2014 | Abandoned |
Array
(
[id] => 11787608
[patent_doc_number] => 09397070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-19
[patent_title] => 'Method for forming package structure'
[patent_app_type] => utility
[patent_app_number] => 14/766504
[patent_app_country] => US
[patent_app_date] => 2014-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 7704
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14766504
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/766504 | Method for forming package structure | Sep 16, 2014 | Issued |
Array
(
[id] => 10733270
[patent_doc_number] => 20160079420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/483806
[patent_app_country] => US
[patent_app_date] => 2014-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7064
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14483806
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/483806 | Semiconductor structure and manufacturing method thereof | Sep 10, 2014 | Issued |
Array
(
[id] => 10378010
[patent_doc_number] => 20150263017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/483670
[patent_app_country] => US
[patent_app_date] => 2014-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6018
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14483670
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/483670 | SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME | Sep 10, 2014 | Abandoned |
Array
(
[id] => 10733203
[patent_doc_number] => 20160079353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND MANUFACUTING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/483636
[patent_app_country] => US
[patent_app_date] => 2014-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6549
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14483636
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/483636 | Semiconductor structure and manufacturing method of the same | Sep 10, 2014 | Issued |
Array
(
[id] => 10926340
[patent_doc_number] => 20140329361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-06
[patent_title] => 'Method for Mounting a Semiconductor Chip on a Carrier'
[patent_app_type] => utility
[patent_app_number] => 14/335660
[patent_app_country] => US
[patent_app_date] => 2014-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5123
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14335660
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/335660 | Method for mounting a semiconductor chip on a carrier | Jul 17, 2014 | Issued |
Array
(
[id] => 11240052
[patent_doc_number] => 09466699
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-11
[patent_title] => 'Manufacturing method for vertical channel gate-all-around MOSFET by epitaxy processes'
[patent_app_type] => utility
[patent_app_number] => 15/033097
[patent_app_country] => US
[patent_app_date] => 2014-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 3914
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15033097
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/033097 | Manufacturing method for vertical channel gate-all-around MOSFET by epitaxy processes | Jul 17, 2014 | Issued |
Array
(
[id] => 10165534
[patent_doc_number] => 09196767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Preparation of copper selenide nanoparticles'
[patent_app_type] => utility
[patent_app_number] => 14/333316
[patent_app_country] => US
[patent_app_date] => 2014-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 7616
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14333316
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/333316 | Preparation of copper selenide nanoparticles | Jul 15, 2014 | Issued |