
Reema Patel
Examiner (ID: 12235, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1436 |
| Issued Applications | 1190 |
| Pending Applications | 119 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9869141
[patent_doc_number] => 08956912
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-17
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/746867
[patent_app_country] => US
[patent_app_date] => 2013-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 55
[patent_no_of_words] => 28575
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13746867
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/746867 | Method for manufacturing semiconductor device | Jan 21, 2013 | Issued |
Array
(
[id] => 9041767
[patent_doc_number] => 20130244405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/747046
[patent_app_country] => US
[patent_app_date] => 2013-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7276
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13747046
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/747046 | Method of manufacturing semiconductor device | Jan 21, 2013 | Issued |
Array
(
[id] => 9401588
[patent_doc_number] => 08691640
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-08
[patent_title] => 'Methods of forming dielectrically isolated fins for a FinFET semiconductor by performing an etching process wherein the etch rate is modified via inclusion of a dopant material'
[patent_app_type] => utility
[patent_app_number] => 13/745927
[patent_app_country] => US
[patent_app_date] => 2013-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 5422
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13745927
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/745927 | Methods of forming dielectrically isolated fins for a FinFET semiconductor by performing an etching process wherein the etch rate is modified via inclusion of a dopant material | Jan 20, 2013 | Issued |
Array
(
[id] => 8821630
[patent_doc_number] => 20130122675
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/736453
[patent_app_country] => US
[patent_app_date] => 2013-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3906
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13736453
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/736453 | Method for fabricating a semiconductor device | Jan 7, 2013 | Issued |
Array
(
[id] => 10960879
[patent_doc_number] => 20140363909
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'METHOD OF PRODUCING AN ORGANIC LIGHT EMITTING ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 14/367100
[patent_app_country] => US
[patent_app_date] => 2012-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 8181
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14367100
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/367100 | METHOD OF PRODUCING AN ORGANIC LIGHT EMITTING ELEMENT | Nov 27, 2012 | Abandoned |
Array
(
[id] => 9575959
[patent_doc_number] => 08766377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Field effect transistor devices with dopant free channels and back gates'
[patent_app_type] => utility
[patent_app_number] => 13/684695
[patent_app_country] => US
[patent_app_date] => 2012-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2754
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13684695
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/684695 | Field effect transistor devices with dopant free channels and back gates | Nov 25, 2012 | Issued |
Array
(
[id] => 9817605
[patent_doc_number] => 08927388
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Method of fabricating dielectric layer and shallow trench isolation'
[patent_app_type] => utility
[patent_app_number] => 13/677318
[patent_app_country] => US
[patent_app_date] => 2012-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5028
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13677318
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/677318 | Method of fabricating dielectric layer and shallow trench isolation | Nov 14, 2012 | Issued |
Array
(
[id] => 9482984
[patent_doc_number] => 08728936
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-20
[patent_title] => 'Copper etching integration scheme'
[patent_app_type] => utility
[patent_app_number] => 13/676260
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 2818
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676260
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676260 | Copper etching integration scheme | Nov 13, 2012 | Issued |
Array
(
[id] => 9474392
[patent_doc_number] => 20140131855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'THERMOCOMPRESSION FOR SEMICONDUCTOR CHIP ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 13/676250
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3213
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676250
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676250 | Thermocompression for semiconductor chip assembly | Nov 13, 2012 | Issued |
Array
(
[id] => 9582140
[patent_doc_number] => 08772143
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'Field effect transistor devices with dopant free channels and back gates'
[patent_app_type] => utility
[patent_app_number] => 13/676927
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2718
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676927
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676927 | Field effect transistor devices with dopant free channels and back gates | Nov 13, 2012 | Issued |
Array
(
[id] => 10053649
[patent_doc_number] => 09093535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Method of planarizing substrate and method of manufacturing thin film transistor using the same'
[patent_app_type] => utility
[patent_app_number] => 13/677172
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 88
[patent_no_of_words] => 13235
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13677172
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/677172 | Method of planarizing substrate and method of manufacturing thin film transistor using the same | Nov 13, 2012 | Issued |
Array
(
[id] => 9762187
[patent_doc_number] => 08846509
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Remote radical hydride dopant incorporation for delta doping in silicon'
[patent_app_type] => utility
[patent_app_number] => 13/676703
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4365
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676703 | Remote radical hydride dopant incorporation for delta doping in silicon | Nov 13, 2012 | Issued |
Array
(
[id] => 10870238
[patent_doc_number] => 08895434
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Replacement metal gate structure for CMOS device'
[patent_app_type] => utility
[patent_app_number] => 13/676575
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2560
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676575
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676575 | Replacement metal gate structure for CMOS device | Nov 13, 2012 | Issued |
Array
(
[id] => 8821624
[patent_doc_number] => 20130122669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/676717
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 5036
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676717
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676717 | Method for manufacturing semiconductor device | Nov 13, 2012 | Issued |
Array
(
[id] => 8825816
[patent_doc_number] => 20130126861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-23
[patent_title] => 'INSULATING FILM, FORMATION METHOD THEREOF, SEMICONDUCTOR DEVICE, AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/675140
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 22782
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13675140
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/675140 | Insulating film, formation method thereof, semiconductor device, and manufacturing method thereof | Nov 12, 2012 | Issued |
Array
(
[id] => 9477321
[patent_doc_number] => 20140134784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'METAL-BASED SOLUTION TREATMENT OF CIGS ABSORBER LAYER IN THIN-FILM SOLAR CELLS'
[patent_app_type] => utility
[patent_app_number] => 13/675017
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2029
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13675017
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/675017 | Metal-based solution treatment of CIGS absorber layer in thin-film solar cells | Nov 12, 2012 | Issued |
Array
(
[id] => 10876192
[patent_doc_number] => 08900977
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Method for making epitaxial structure'
[patent_app_type] => utility
[patent_app_number] => 13/676026
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7044
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676026
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676026 | Method for making epitaxial structure | Nov 12, 2012 | Issued |
Array
(
[id] => 9474374
[patent_doc_number] => 20140131837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-15
[patent_title] => 'GAN VERTICAL BIPOLAR TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/675916
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5540
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13675916
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/675916 | GaN vertical bipolar transistor | Nov 12, 2012 | Issued |
Array
(
[id] => 10837905
[patent_doc_number] => 08865577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Method for making epitaxial structure'
[patent_app_type] => utility
[patent_app_number] => 13/676033
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7706
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13676033
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/676033 | Method for making epitaxial structure | Nov 12, 2012 | Issued |
Array
(
[id] => 8697400
[patent_doc_number] => 20130059409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'MINIATURE MEMS CONDENSER MICROPHONE PACKAGES AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/664449
[patent_app_country] => US
[patent_app_date] => 2012-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4670
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13664449
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/664449 | Miniature MEMS condenser microphone packages and fabrication method thereof | Oct 30, 2012 | Issued |