
Reema Patel
Examiner (ID: 4332, Phone: (571)270-1436 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1405 |
| Issued Applications | 1166 |
| Pending Applications | 125 |
| Abandoned Applications | 157 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19199050
[patent_doc_number] => 11996298
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Reversed tone patterning method for dipole incorporation for multiple threshold voltages
[patent_app_type] => utility
[patent_app_number] => 17/890980
[patent_app_country] => US
[patent_app_date] => 2022-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 23
[patent_no_of_words] => 11387
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17890980
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/890980 | Reversed tone patterning method for dipole incorporation for multiple threshold voltages | Aug 17, 2022 | Issued |
Array
(
[id] => 18639600
[patent_doc_number] => 11764224
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Semiconductor integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 17/887913
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 22
[patent_no_of_words] => 8285
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17887913
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/887913 | Semiconductor integrated circuit device | Aug 14, 2022 | Issued |
Array
(
[id] => 18040079
[patent_doc_number] => 20220384296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING A THERMAL CONTACT
[patent_app_type] => utility
[patent_app_number] => 17/818782
[patent_app_country] => US
[patent_app_date] => 2022-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11631
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818782
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/818782 | Method of making a semiconductor device having a thermal contact | Aug 9, 2022 | Issued |
Array
(
[id] => 19063184
[patent_doc_number] => 11942436
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Passivation scheme design for wafer singulation
[patent_app_type] => utility
[patent_app_number] => 17/883932
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6341
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17883932
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/883932 | Passivation scheme design for wafer singulation | Aug 8, 2022 | Issued |
Array
(
[id] => 18766945
[patent_doc_number] => 11817354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Local gate height tuning by cmp and dummy gate design
[patent_app_type] => utility
[patent_app_number] => 17/884324
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 10899
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17884324
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/884324 | Local gate height tuning by cmp and dummy gate design | Aug 8, 2022 | Issued |
Array
(
[id] => 18024563
[patent_doc_number] => 20220376062
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => SEMICONDUCTOR DEVICE HAVING NEEDLE-SHAPED FIRST FIELD PLATE STRUCTURES AND NEEDLE-SHAPED SECOND FIELD PLATE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/881842
[patent_app_country] => US
[patent_app_date] => 2022-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17881842
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/881842 | SEMICONDUCTOR DEVICE HAVING NEEDLE-SHAPED FIRST FIELD PLATE STRUCTURES AND NEEDLE-SHAPED SECOND FIELD PLATE STRUCTURES | Aug 4, 2022 | Pending |
Array
(
[id] => 18767089
[patent_doc_number] => 11817503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/875152
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 4698
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17875152
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/875152 | Semiconductor device | Jul 26, 2022 | Issued |
Array
(
[id] => 19502180
[patent_doc_number] => 20240341198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => METHOD FOR MANUFACTURING SPIN WAVE EXCITATION/DETECTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/292218
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6182
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18292218
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/292218 | METHOD FOR MANUFACTURING SPIN WAVE EXCITATION/DETECTION STRUCTURE | Jul 24, 2022 | Pending |
Array
(
[id] => 17993236
[patent_doc_number] => 20220359273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => METHOD FOR FORMING A SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 17/869837
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869837
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869837 | Method for forming a semiconductor-on-insulator (SOI) substrate | Jul 20, 2022 | Issued |
Array
(
[id] => 17993157
[patent_doc_number] => 20220359194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => SEMICONDUCTOR DEVICE WITH A POROUS PORTION, WAFER COMPOSITE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/869524
[patent_app_country] => US
[patent_app_date] => 2022-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17869524
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/869524 | Semiconductor device with a porous portion, wafer composite and method of manufacturing a semiconductor device | Jul 19, 2022 | Issued |
Array
(
[id] => 18586134
[patent_doc_number] => 20230268399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => LOW CONTACT RESISTANCE UNSILICIDES FOR SEMICONDUCTOR APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 17/863644
[patent_app_country] => US
[patent_app_date] => 2022-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17863644
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/863644 | LOW CONTACT RESISTANCE UNSILICIDES FOR SEMICONDUCTOR APPLICATIONS | Jul 12, 2022 | Abandoned |
Array
(
[id] => 19561933
[patent_doc_number] => 20240373725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => LIGHT EMITTING PANEL AND MANUFACTURING METHOD THEREOF, AND LIGHT EMITTING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/026494
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12203
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18026494
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/026494 | Light emitting panel and manufacturing method thereof, and light emitting apparatus | Jun 28, 2022 | Issued |
Array
(
[id] => 20318140
[patent_doc_number] => 12456695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Semiconductor apparatus and manufacturing method for semiconductor apparatus
[patent_app_type] => utility
[patent_app_number] => 17/851405
[patent_app_country] => US
[patent_app_date] => 2022-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 11158
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17851405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/851405 | Semiconductor apparatus and manufacturing method for semiconductor apparatus | Jun 27, 2022 | Issued |
Array
(
[id] => 18857191
[patent_doc_number] => 11854782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Semiconductor device and fabrication method
[patent_app_type] => utility
[patent_app_number] => 17/847170
[patent_app_country] => US
[patent_app_date] => 2022-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8318
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17847170
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/847170 | Semiconductor device and fabrication method | Jun 22, 2022 | Issued |
Array
(
[id] => 18555477
[patent_doc_number] => 20230253494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => HIGH VOLTAGE DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/847053
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4991
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17847053
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/847053 | High voltage device and manufacturing method thereof | Jun 21, 2022 | Issued |
Array
(
[id] => 18528730
[patent_doc_number] => 11715734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Semiconductor device having improved electrostatic discharge protection
[patent_app_type] => utility
[patent_app_number] => 17/845121
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 16121
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17845121
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/845121 | Semiconductor device having improved electrostatic discharge protection | Jun 20, 2022 | Issued |
Array
(
[id] => 18999204
[patent_doc_number] => 11916060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Semiconductor device having improved electrostatic discharge protection
[patent_app_type] => utility
[patent_app_number] => 17/845159
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 25
[patent_no_of_words] => 16121
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17845159
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/845159 | Semiconductor device having improved electrostatic discharge protection | Jun 20, 2022 | Issued |
Array
(
[id] => 18473172
[patent_doc_number] => 20230207460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/842267
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17842267
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/842267 | Semiconductor device including three-dimensional memory cells | Jun 15, 2022 | Issued |
Array
(
[id] => 18595189
[patent_doc_number] => 11744111
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 17/839864
[patent_app_country] => US
[patent_app_date] => 2022-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4112
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17839864
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/839864 | Display device | Jun 13, 2022 | Issued |
Array
(
[id] => 18833992
[patent_doc_number] => 20230402519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => STACKED FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/806292
[patent_app_country] => US
[patent_app_date] => 2022-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17806292
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/806292 | Stacked field effect transistor | Jun 9, 2022 | Issued |