
Reginald A. Ratliff
Examiner (ID: 17359)
| Most Active Art Unit | 2877 |
| Art Unit(s) | 2505, 2877, 2502, 2503, 2899 |
| Total Applications | 791 |
| Issued Applications | 699 |
| Pending Applications | 33 |
| Abandoned Applications | 59 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19950456
[patent_doc_number] => 12321821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => All-connected, cavity-mediated quantum computing with local quantum processors
[patent_app_type] => utility
[patent_app_number] => 17/460385
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 9468
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460385
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460385 | All-connected, cavity-mediated quantum computing with local quantum processors | Aug 29, 2021 | Issued |
Array
(
[id] => 19507007
[patent_doc_number] => 12118432
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-15
[patent_title] => Method for synthesizing product of Pauli rotations in a quantum circuit and process for synthesizing quantum circuits for Trotter-Suzuki n-order expansion
[patent_app_type] => utility
[patent_app_number] => 17/458758
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 3957
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458758
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458758 | Method for synthesizing product of Pauli rotations in a quantum circuit and process for synthesizing quantum circuits for Trotter-Suzuki n-order expansion | Aug 26, 2021 | Issued |
Array
(
[id] => 18614761
[patent_doc_number] => 20230281498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => QUANTUM SIMULATOR AND QUANTUM SIMULATION METHOD
[patent_app_type] => utility
[patent_app_number] => 18/019909
[patent_app_country] => US
[patent_app_date] => 2021-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9151
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18019909
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/019909 | QUANTUM SIMULATOR AND QUANTUM SIMULATION METHOD | Aug 23, 2021 | Pending |
Array
(
[id] => 18803276
[patent_doc_number] => 11836435
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-12-05
[patent_title] => Machine learning based parasitic estimation for an integrated circuit chip design
[patent_app_type] => utility
[patent_app_number] => 17/395355
[patent_app_country] => US
[patent_app_date] => 2021-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 7285
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17395355
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/395355 | Machine learning based parasitic estimation for an integrated circuit chip design | Aug 4, 2021 | Issued |
Array
(
[id] => 18031028
[patent_doc_number] => 11514218
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-11-29
[patent_title] => System and method for performing static timing analysis of electronic circuit designs using a tag-based approach
[patent_app_type] => utility
[patent_app_number] => 17/390247
[patent_app_country] => US
[patent_app_date] => 2021-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8652
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17390247
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/390247 | System and method for performing static timing analysis of electronic circuit designs using a tag-based approach | Jul 29, 2021 | Issued |
Array
(
[id] => 18160192
[patent_doc_number] => 20230026784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => CHARGE DETECTION FOR AUTOMATIC CHARGING SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/385786
[patent_app_country] => US
[patent_app_date] => 2021-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3006
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17385786
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/385786 | Charge detection for automatic charging systems | Jul 25, 2021 | Issued |
Array
(
[id] => 18780512
[patent_doc_number] => 11822232
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Dose information generation and communication for lithography manufacturing systems
[patent_app_type] => utility
[patent_app_number] => 17/384463
[patent_app_country] => US
[patent_app_date] => 2021-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 10740
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17384463
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/384463 | Dose information generation and communication for lithography manufacturing systems | Jul 22, 2021 | Issued |
Array
(
[id] => 19327299
[patent_doc_number] => 12044981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Method and apparatus for optimization of lithographic process
[patent_app_type] => utility
[patent_app_number] => 17/381817
[patent_app_country] => US
[patent_app_date] => 2021-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 11683
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17381817
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/381817 | Method and apparatus for optimization of lithographic process | Jul 20, 2021 | Issued |
Array
(
[id] => 20331178
[patent_doc_number] => 12461451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => Computational metrology
[patent_app_type] => utility
[patent_app_number] => 17/379662
[patent_app_country] => US
[patent_app_date] => 2021-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 25186
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17379662
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/379662 | Computational metrology | Jul 18, 2021 | Issued |
Array
(
[id] => 18957692
[patent_doc_number] => 20240046019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => METHOD AND DEVICE FOR DESIGNING GATE DRIVING CIRCUIT, CONTROLLER, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/427096
[patent_app_country] => US
[patent_app_date] => 2021-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9533
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17427096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/427096 | Method and device for designing gate driving circuit, and controller | Jul 15, 2021 | Issued |
Array
(
[id] => 19259905
[patent_doc_number] => 12019964
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-06-25
[patent_title] => Optimizing use of computer resources in implementing circuit designs through machine learning
[patent_app_type] => utility
[patent_app_number] => 17/376892
[patent_app_country] => US
[patent_app_date] => 2021-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5437
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17376892
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/376892 | Optimizing use of computer resources in implementing circuit designs through machine learning | Jul 14, 2021 | Issued |
Array
(
[id] => 17189576
[patent_doc_number] => 20210336461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => ON-BOARD CHARGING STATION FOR A REMOTE CONTROL DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/305463
[patent_app_country] => US
[patent_app_date] => 2021-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17305463
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/305463 | On-board charging station for a remote control device | Jul 7, 2021 | Issued |
Array
(
[id] => 19911921
[patent_doc_number] => 12288132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Active stabilization of coherent controllers using nearby qubits
[patent_app_type] => utility
[patent_app_number] => 17/362810
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4485
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17362810
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/362810 | Active stabilization of coherent controllers using nearby qubits | Jun 28, 2021 | Issued |
Array
(
[id] => 18873475
[patent_doc_number] => 11861286
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Segregating defects based on computer-aided design (CAD) identifiers associated with the defects
[patent_app_type] => utility
[patent_app_number] => 17/362085
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 7218
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17362085
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/362085 | Segregating defects based on computer-aided design (CAD) identifiers associated with the defects | Jun 28, 2021 | Issued |
Array
(
[id] => 17276849
[patent_doc_number] => 20210383047
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => GUIDING SAMPLE SIZE CHOICE IN ANALOG DEFECT OR FAULT SIMULATION
[patent_app_type] => utility
[patent_app_number] => 17/339186
[patent_app_country] => US
[patent_app_date] => 2021-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13472
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17339186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/339186 | Guiding sample size choice in analog defect or fault simulation | Jun 3, 2021 | Issued |
Array
(
[id] => 17637190
[patent_doc_number] => 11347914
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-05-31
[patent_title] => System and method for automatic performance analysis in an electronic circuit design
[patent_app_type] => utility
[patent_app_number] => 17/337984
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5551
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17337984
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/337984 | System and method for automatic performance analysis in an electronic circuit design | Jun 2, 2021 | Issued |
Array
(
[id] => 18062406
[patent_doc_number] => 20220393493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-08
[patent_title] => BATTERY MANAGEMENT FOR PERFORMING A FINAL ACTION
[patent_app_type] => utility
[patent_app_number] => 17/303599
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9099
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17303599
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/303599 | Battery management for performing a final action | Jun 2, 2021 | Issued |
Array
(
[id] => 18047008
[patent_doc_number] => 11520964
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-06
[patent_title] => Method and system for assertion-based formal verification using unique signature values
[patent_app_type] => utility
[patent_app_number] => 17/336315
[patent_app_country] => US
[patent_app_date] => 2021-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5461
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17336315
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/336315 | Method and system for assertion-based formal verification using unique signature values | Jun 1, 2021 | Issued |
Array
(
[id] => 17099393
[patent_doc_number] => 20210287184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => Methods for Cloud Processing of Vehicle Diagnostics
[patent_app_type] => utility
[patent_app_number] => 17/329935
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17329935
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/329935 | Methods for cloud processing of vehicle diagnostics | May 24, 2021 | Issued |
Array
(
[id] => 18438710
[patent_doc_number] => 20230186005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => VIRTUAL ENVIRONMENT FOR IMPLEMENTING INTEGRATED PHOTONICS ASSEMBLIES
[patent_app_type] => utility
[patent_app_number] => 17/922321
[patent_app_country] => US
[patent_app_date] => 2021-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17922321
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/922321 | Virtual environment for implementing integrated photonics assemblies | Apr 28, 2021 | Issued |