Reginald Glenwood Bragdon

Array ( [id] => 1337042 [patent_doc_number] => 06604168 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-05 [patent_title] => 'Flash eeprom management using ratio of used to unused sectors' [patent_app_type] => B2 [patent_app_number] => 09/350188 [patent_app_country] => US [patent_app_date] => 1999-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 68 [patent_no_of_words] => 25377 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/604/06604168.pdf [firstpage_image] =>[orig_patent_app_number] => 09350188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1552835 [patent_doc_number] => 06446161 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Apparatus and method for reallocating logical to physical disk devices using a storage controller with access frequency and sequential access ratio calculations and display' [patent_app_type] => B1 [patent_app_number] => 09/335175 [patent_app_country] => US [patent_app_date] => 1999-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5013 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/446/06446161.pdf [firstpage_image] =>[orig_patent_app_number] => 09335175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1339176 [patent_doc_number] => 06601138 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-29 [patent_title] => 'Apparatus system and method for N-way RAID controller having improved performance and fault tolerance' [patent_app_type] => B2 [patent_app_number] => 09/326497 [patent_app_country] => US [patent_app_date] => 1999-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5552 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601138.pdf [firstpage_image] =>[orig_patent_app_number] => 09326497 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4374009 [patent_doc_number] => 06292871 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Loading accessed data from a prefetch buffer to a least recently used position in a cache' [patent_app_type] => 1 [patent_app_number] => 9/318171 [patent_app_country] => US [patent_app_date] => 1999-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 5792 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/292/06292871.pdf [firstpage_image] =>[orig_patent_app_number] => 318171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1314367 [patent_doc_number] => 06622212 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-16 [patent_title] => 'Adaptive prefetch of I/O data blocks' [patent_app_type] => B1 [patent_app_number] => 09/317442 [patent_app_country] => US [patent_app_date] => 1999-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5069 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/622/06622212.pdf [firstpage_image] =>[orig_patent_app_number] => 09317442 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6181255 [patent_doc_number] => 20020156963 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'DATA PROCESSING ARRANGEMENT AND MEMORY SYSTEM' [patent_app_type] => new [patent_app_number] => 09/316560 [patent_app_country] => US [patent_app_date] => 1999-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4090 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0156/20020156963.pdf [firstpage_image] =>[orig_patent_app_number] => 09316560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4346274 [patent_doc_number] => 06330638 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Synchronous audio DRAM storing audio and code data' [patent_app_type] => 1 [patent_app_number] => 9/316922 [patent_app_country] => US [patent_app_date] => 1999-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2714 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330638.pdf [firstpage_image] =>[orig_patent_app_number] => 316922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4391637 [patent_doc_number] => 06289421 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Intelligent memory devices for transferring data between electronic devices' [patent_app_type] => 1 [patent_app_number] => 9/316215 [patent_app_country] => US [patent_app_date] => 1999-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3932 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/289/06289421.pdf [firstpage_image] =>[orig_patent_app_number] => 316215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1415685 [patent_doc_number] => 06549983 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'Cache memory system and method for managing the same' [patent_app_type] => B1 [patent_app_number] => 09/315781 [patent_app_country] => US [patent_app_date] => 1999-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 7337 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 246 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549983.pdf [firstpage_image] =>[orig_patent_app_number] => 09315781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422499 [patent_doc_number] => 06272604 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Contingent response apparatus and method for maintaining cache coherency' [patent_app_type] => 1 [patent_app_number] => 9/315613 [patent_app_country] => US [patent_app_date] => 1999-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 7659 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272604.pdf [firstpage_image] =>[orig_patent_app_number] => 315613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4333121 [patent_doc_number] => 06317806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Static queue and index queue for storing values identifying static queue locations' [patent_app_type] => 1 [patent_app_number] => 9/315612 [patent_app_country] => US [patent_app_date] => 1999-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6888 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317806.pdf [firstpage_image] =>[orig_patent_app_number] => 315612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4179071 [patent_doc_number] => 06115785 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Direct logical block addressing flash memory mass storage architecture' [patent_app_type] => 1 [patent_app_number] => 9/311045 [patent_app_country] => US [patent_app_date] => 1999-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3982 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/115/06115785.pdf [firstpage_image] =>[orig_patent_app_number] => 311045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317640 [patent_doc_number] => 06185653 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'System and method for disk mapping and data retrieval' [patent_app_type] => 1 [patent_app_number] => 9/305127 [patent_app_country] => US [patent_app_date] => 1999-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6883 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/185/06185653.pdf [firstpage_image] =>[orig_patent_app_number] => 305127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4298561 [patent_doc_number] => 06282613 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Very efficient technique for dynamically tracking locality of a reference' [patent_app_type] => 1 [patent_app_number] => 9/303520 [patent_app_country] => US [patent_app_date] => 1999-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 7650 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282613.pdf [firstpage_image] =>[orig_patent_app_number] => 303520 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4270114 [patent_doc_number] => 06223253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Word selection logic to implement an 80 or 96-bit cache SRAM' [patent_app_type] => 1 [patent_app_number] => 9/299799 [patent_app_country] => US [patent_app_date] => 1999-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 27 [patent_no_of_words] => 4174 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/223/06223253.pdf [firstpage_image] =>[orig_patent_app_number] => 299799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474919 [patent_doc_number] => 06408366 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Interface device, method and monitoring system for monitoring the status of a hardware device' [patent_app_type] => B1 [patent_app_number] => 09/280984 [patent_app_country] => US [patent_app_date] => 1999-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 8108 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/408/06408366.pdf [firstpage_image] =>[orig_patent_app_number] => 09280984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192364 [patent_doc_number] => 06141721 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Method of asynchronous memory access' [patent_app_type] => 1 [patent_app_number] => 9/272521 [patent_app_country] => US [patent_app_date] => 1999-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 157 [patent_figures_cnt] => 170 [patent_no_of_words] => 39650 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/141/06141721.pdf [firstpage_image] =>[orig_patent_app_number] => 272521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257503 [patent_doc_number] => 06145051 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Moving sectors within a block of information in a flash memory mass storage architecture' [patent_app_type] => 1 [patent_app_number] => 9/264340 [patent_app_country] => US [patent_app_date] => 1999-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 11148 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/145/06145051.pdf [firstpage_image] =>[orig_patent_app_number] => 264340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7638614 [patent_doc_number] => 06397307 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-05-28 [patent_title] => 'Method and system for mirroring and archiving mass storage' [patent_app_type] => B2 [patent_app_number] => 09/255486 [patent_app_country] => US [patent_app_date] => 1999-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 11725 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 29 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/397/06397307.pdf [firstpage_image] =>[orig_patent_app_number] => 09255486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7384575 [patent_doc_number] => 20040221091 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'AN IC CARD HAVING A DEDICATED WRITE CONTROLLER FOR WRITING TO\nINCORPORATED EEPROM ON THE CARD' [patent_app_type] => new [patent_app_number] => 09/240975 [patent_app_country] => US [patent_app_date] => 1999-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4192 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0221/20040221091.pdf [firstpage_image] =>[orig_patent_app_number] => 09240975 [rel_patent_id] =>[rel_patent_doc_number] =>)