Reginald Glenwood Bragdon

Array ( [id] => 3424283 [patent_doc_number] => 05412788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Memory bank management and arbitration in multiprocessor computer system' [patent_app_type] => 1 [patent_app_number] => 7/870448 [patent_app_country] => US [patent_app_date] => 1992-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 10695 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412788.pdf [firstpage_image] =>[orig_patent_app_number] => 870448 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3486725 [patent_doc_number] => 05428762 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-27 [patent_title] => 'Expandable memory having plural memory cards for distributively storing system data' [patent_app_type] => 1 [patent_app_number] => 7/850194 [patent_app_country] => US [patent_app_date] => 1992-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3441 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/428/05428762.pdf [firstpage_image] =>[orig_patent_app_number] => 850194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3564482 [patent_doc_number] => 05493661 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-20 [patent_title] => 'Method and system for providing a program call to a dispatchable unit\'s base space' [patent_app_type] => 1 [patent_app_number] => 7/847555 [patent_app_country] => US [patent_app_date] => 1992-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7051 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/493/05493661.pdf [firstpage_image] =>[orig_patent_app_number] => 847555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3460167 [patent_doc_number] => 05386527 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-31 [patent_title] => 'Method and system for high-speed virtual-to-physical address translation and cache tag matching' [patent_app_type] => 1 [patent_app_number] => 7/815292 [patent_app_country] => US [patent_app_date] => 1991-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5602 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/386/05386527.pdf [firstpage_image] =>[orig_patent_app_number] => 815292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3602782 [patent_doc_number] => 05488712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Memory circuit with pipeline processing' [patent_app_type] => 1 [patent_app_number] => 7/816396 [patent_app_country] => US [patent_app_date] => 1991-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4751 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 315 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488712.pdf [firstpage_image] =>[orig_patent_app_number] => 816396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3133776 [patent_doc_number] => 05381537 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-10 [patent_title] => 'Large logical addressing method and means' [patent_app_type] => 1 [patent_app_number] => 7/803320 [patent_app_country] => US [patent_app_date] => 1991-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 11255 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 322 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/381/05381537.pdf [firstpage_image] =>[orig_patent_app_number] => 803320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3128630 [patent_doc_number] => 05410662 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Programmable control of EMS page register addresses' [patent_app_type] => 1 [patent_app_number] => 7/802075 [patent_app_country] => US [patent_app_date] => 1991-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5714 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410662.pdf [firstpage_image] =>[orig_patent_app_number] => 802075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106786 [patent_doc_number] => 05369758 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Checking for proper locations of storage devices in a storage array' [patent_app_type] => 1 [patent_app_number] => 7/794114 [patent_app_country] => US [patent_app_date] => 1991-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6490 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 383 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369758.pdf [firstpage_image] =>[orig_patent_app_number] => 794114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3700148 [patent_doc_number] => 05696921 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-09 [patent_title] => 'System and method for allocating a write request on the same cylinder as a most recent read request on a rotating memory' [patent_app_type] => 1 [patent_app_number] => 7/794117 [patent_app_country] => US [patent_app_date] => 1991-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2134 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/696/05696921.pdf [firstpage_image] =>[orig_patent_app_number] => 794117 [rel_patent_id] =>[rel_patent_doc_number] =>)