
Renee R. Berry
Examiner (ID: 18563)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2829, 1762, 2891, 1109, 1104, 2813, 1792, 2818 |
| Total Applications | 592 |
| Issued Applications | 546 |
| Pending Applications | 22 |
| Abandoned Applications | 24 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1336315
[patent_doc_number] => 06593214
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-15
[patent_title] => 'Method of manufacturing semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 10/206209
[patent_app_country] => US
[patent_app_date] => 2002-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 5169
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/593/06593214.pdf
[firstpage_image] =>[orig_patent_app_number] => 10206209
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/206209 | Method of manufacturing semiconductor device | Jul 28, 2002 | Issued |
Array
(
[id] => 7399164
[patent_doc_number] => 20040018748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-29
[patent_title] => 'METHOD FOR FORMING A HYDROPHILIC SURFACE ON LOW-K DIELECTRIC INSULATING LAYERS FOR IMPROVED ADHESION'
[patent_app_type] => new
[patent_app_number] => 10/207339
[patent_app_country] => US
[patent_app_date] => 2002-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4554
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20040018748.pdf
[firstpage_image] =>[orig_patent_app_number] => 10207339
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/207339 | Method for forming a hydrophilic surface on low-k dielectric insulating layers for improved adhesion | Jul 28, 2002 | Issued |
Array
(
[id] => 1299720
[patent_doc_number] => 06624052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-09-23
[patent_title] => 'Process for annealing semiconductors and/or integrated circuits'
[patent_app_type] => B2
[patent_app_number] => 10/200396
[patent_app_country] => US
[patent_app_date] => 2002-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2249
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/624/06624052.pdf
[firstpage_image] =>[orig_patent_app_number] => 10200396
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/200396 | Process for annealing semiconductors and/or integrated circuits | Jul 21, 2002 | Issued |
Array
(
[id] => 6745291
[patent_doc_number] => 20030022474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Manufacture of semiconductor devices with schottky barriers'
[patent_app_type] => new
[patent_app_number] => 10/199000
[patent_app_country] => US
[patent_app_date] => 2002-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9601
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20030022474.pdf
[firstpage_image] =>[orig_patent_app_number] => 10199000
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/199000 | Manufacture of semiconductor devices with Schottky barriers | Jul 18, 2002 | Issued |
Array
(
[id] => 7060833
[patent_doc_number] => 20050003194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'Method for making diamond-coated composite materials'
[patent_app_type] => utility
[patent_app_number] => 10/483844
[patent_app_country] => US
[patent_app_date] => 2002-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2674
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20050003194.pdf
[firstpage_image] =>[orig_patent_app_number] => 10483844
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/483844 | Method for making diamond-coated composite materials | Jul 11, 2002 | Abandoned |
Array
(
[id] => 658219
[patent_doc_number] => 07105460
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-12
[patent_title] => 'Nitrogen-free dielectric anti-reflective coating and hardmask'
[patent_app_type] => utility
[patent_app_number] => 10/193489
[patent_app_country] => US
[patent_app_date] => 2002-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 7259
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/105/07105460.pdf
[firstpage_image] =>[orig_patent_app_number] => 10193489
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/193489 | Nitrogen-free dielectric anti-reflective coating and hardmask | Jul 10, 2002 | Issued |
Array
(
[id] => 1059556
[patent_doc_number] => 06852646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-08
[patent_title] => 'Method for forming a dielectric film'
[patent_app_type] => utility
[patent_app_number] => 10/190510
[patent_app_country] => US
[patent_app_date] => 2002-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 4022
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/852/06852646.pdf
[firstpage_image] =>[orig_patent_app_number] => 10190510
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/190510 | Method for forming a dielectric film | Jul 8, 2002 | Issued |
Array
(
[id] => 1354125
[patent_doc_number] => 06576493
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-10
[patent_title] => 'Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps'
[patent_app_type] => B1
[patent_app_number] => 10/188459
[patent_app_country] => US
[patent_app_date] => 2002-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 89
[patent_no_of_words] => 12513
[patent_no_of_claims] => 100
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/576/06576493.pdf
[firstpage_image] =>[orig_patent_app_number] => 10188459
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/188459 | Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps | Jul 2, 2002 | Issued |
Array
(
[id] => 6825378
[patent_doc_number] => 20030236000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-25
[patent_title] => 'METHOD OF MAKING NANOTUBE PERMEABLE BASE TRANSISTOR'
[patent_app_type] => new
[patent_app_number] => 10/174889
[patent_app_country] => US
[patent_app_date] => 2002-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2768
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20030236000.pdf
[firstpage_image] =>[orig_patent_app_number] => 10174889
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/174889 | Method of making nanotube permeable base transistor | Jun 18, 2002 | Issued |
Array
(
[id] => 6447355
[patent_doc_number] => 20020177293
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Hafnium nitride gate dielectric'
[patent_app_type] => new
[patent_app_number] => 10/171932
[patent_app_country] => US
[patent_app_date] => 2002-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4841
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20020177293.pdf
[firstpage_image] =>[orig_patent_app_number] => 10171932
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/171932 | Hafnium nitride gate dielectric | Jun 13, 2002 | Issued |
Array
(
[id] => 1246734
[patent_doc_number] => 06677681
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-13
[patent_title] => 'Carrier substrate and carrier assembly using residual organic compounds to facilitate gate break'
[patent_app_type] => B2
[patent_app_number] => 10/172157
[patent_app_country] => US
[patent_app_date] => 2002-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 2930
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/677/06677681.pdf
[firstpage_image] =>[orig_patent_app_number] => 10172157
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/172157 | Carrier substrate and carrier assembly using residual organic compounds to facilitate gate break | Jun 13, 2002 | Issued |
Array
(
[id] => 1261395
[patent_doc_number] => 06664138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-16
[patent_title] => 'Method for fabricating a circuit device'
[patent_app_type] => B2
[patent_app_number] => 10/172419
[patent_app_country] => US
[patent_app_date] => 2002-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 3701
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/664/06664138.pdf
[firstpage_image] =>[orig_patent_app_number] => 10172419
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/172419 | Method for fabricating a circuit device | Jun 13, 2002 | Issued |
Array
(
[id] => 1375788
[patent_doc_number] => 06559017
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-06
[patent_title] => 'Method of using amorphous carbon as spacer material in a disposable spacer process'
[patent_app_type] => B1
[patent_app_number] => 10/170909
[patent_app_country] => US
[patent_app_date] => 2002-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/559/06559017.pdf
[firstpage_image] =>[orig_patent_app_number] => 10170909
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/170909 | Method of using amorphous carbon as spacer material in a disposable spacer process | Jun 12, 2002 | Issued |
Array
(
[id] => 1196660
[patent_doc_number] => 06727147
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-27
[patent_title] => 'MOSFET fabrication method'
[patent_app_type] => B2
[patent_app_number] => 10/164609
[patent_app_country] => US
[patent_app_date] => 2002-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 2315
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/727/06727147.pdf
[firstpage_image] =>[orig_patent_app_number] => 10164609
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/164609 | MOSFET fabrication method | Jun 9, 2002 | Issued |
Array
(
[id] => 1165377
[patent_doc_number] => 06756282
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-29
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => B2
[patent_app_number] => 10/164409
[patent_app_country] => US
[patent_app_date] => 2002-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 8327
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/756/06756282.pdf
[firstpage_image] =>[orig_patent_app_number] => 10164409
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/164409 | Semiconductor device and method of fabricating the same | Jun 9, 2002 | Issued |
Array
(
[id] => 1180032
[patent_doc_number] => 06740576
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-25
[patent_title] => 'Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly'
[patent_app_type] => B1
[patent_app_number] => 10/165483
[patent_app_country] => US
[patent_app_date] => 2002-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 97
[patent_figures_cnt] => 291
[patent_no_of_words] => 22714
[patent_no_of_claims] => 280
[patent_no_of_ind_claims] => 20
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/740/06740576.pdf
[firstpage_image] =>[orig_patent_app_number] => 10165483
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/165483 | Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly | Jun 5, 2002 | Issued |
Array
(
[id] => 7625528
[patent_doc_number] => 06723641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-20
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND METHOD OF DETERMINING FILM FORMATION TIME, CHAMBER, CHEMICAL VAPOR DEPOSITION APPARATUS AND BOAT THEREOF, ETCHING APPARATUS, AND FILM FORMATION PROCESS SYSTEM'
[patent_app_type] => B2
[patent_app_number] => 10/159999
[patent_app_country] => US
[patent_app_date] => 2002-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 71
[patent_no_of_words] => 21960
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/723/06723641.pdf
[firstpage_image] =>[orig_patent_app_number] => 10159999
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/159999 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND METHOD OF DETERMINING FILM FORMATION TIME, CHAMBER, CHEMICAL VAPOR DEPOSITION APPARATUS AND BOAT THEREOF, ETCHING APPARATUS, AND FILM FORMATION PROCESS SYSTEM | Jun 3, 2002 | Issued |
Array
(
[id] => 5906962
[patent_doc_number] => 20020142602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'Use of residual organic compounds to facilitate gate break on a carrier substrate for a semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/157422
[patent_app_country] => US
[patent_app_date] => 2002-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2980
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20020142602.pdf
[firstpage_image] =>[orig_patent_app_number] => 10157422
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/157422 | Chip-on-board assemblies, carrier assemblies and carrier substrates using residual organic compounds to facilitate gate break | May 28, 2002 | Issued |
Array
(
[id] => 1115506
[patent_doc_number] => 06800506
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-10-05
[patent_title] => 'Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly'
[patent_app_type] => B1
[patent_app_number] => 10/156469
[patent_app_country] => US
[patent_app_date] => 2002-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 69
[patent_no_of_words] => 11187
[patent_no_of_claims] => 100
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/800/06800506.pdf
[firstpage_image] =>[orig_patent_app_number] => 10156469
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/156469 | Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly | May 27, 2002 | Issued |
Array
(
[id] => 1312191
[patent_doc_number] => 06610577
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Self-aligned polysilicon polish'
[patent_app_type] => B1
[patent_app_number] => 10/150204
[patent_app_country] => US
[patent_app_date] => 2002-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2294
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/610/06610577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10150204
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/150204 | Self-aligned polysilicon polish | May 14, 2002 | Issued |