
Renee R. Berry
Examiner (ID: 18563)
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2829, 1762, 2891, 1109, 1104, 2813, 1792, 2818 |
| Total Applications | 592 |
| Issued Applications | 546 |
| Pending Applications | 22 |
| Abandoned Applications | 24 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1412843
[patent_doc_number] => 06524960
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-02-25
[patent_title] => 'Use of residual organic compounds to facilitate gate break on a carrier substrate for a semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/886782
[patent_app_country] => US
[patent_app_date] => 2001-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 2922
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/524/06524960.pdf
[firstpage_image] =>[orig_patent_app_number] => 09886782
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/886782 | Use of residual organic compounds to facilitate gate break on a carrier substrate for a semiconductor device | Jun 20, 2001 | Issued |
Array
(
[id] => 6327639
[patent_doc_number] => 20020197887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'Method of removing a photoresist layer on a semiconductor wafer'
[patent_app_type] => new
[patent_app_number] => 09/885038
[patent_app_country] => US
[patent_app_date] => 2001-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1874
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20020197887.pdf
[firstpage_image] =>[orig_patent_app_number] => 09885038
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/885038 | Method of removing a photoresist layer on a semiconductor wafer | Jun 20, 2001 | Issued |
Array
(
[id] => 6327537
[patent_doc_number] => 20020197863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'System and method to form a composite film stack utilizing sequential deposition techniques'
[patent_app_type] => new
[patent_app_number] => 09/885609
[patent_app_country] => US
[patent_app_date] => 2001-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3235
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20020197863.pdf
[firstpage_image] =>[orig_patent_app_number] => 09885609
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/885609 | System and method to form a composite film stack utilizing sequential deposition techniques | Jun 19, 2001 | Issued |
Array
(
[id] => 6141745
[patent_doc_number] => 20020001898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-03
[patent_title] => 'Method of manufacturing a flash memory cell'
[patent_app_type] => new
[patent_app_number] => 09/882189
[patent_app_country] => US
[patent_app_date] => 2001-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1642
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20020001898.pdf
[firstpage_image] =>[orig_patent_app_number] => 09882189
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/882189 | Method of manufacturing a flash memory cell | Jun 14, 2001 | Issued |
Array
(
[id] => 1253226
[patent_doc_number] => 06670200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-30
[patent_title] => 'Layer-thickness detection methods and apparatus for wafers and the like, and polishing apparatus comprising same'
[patent_app_type] => B2
[patent_app_number] => 09/881224
[patent_app_country] => US
[patent_app_date] => 2001-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 17139
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/670/06670200.pdf
[firstpage_image] =>[orig_patent_app_number] => 09881224
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/881224 | Layer-thickness detection methods and apparatus for wafers and the like, and polishing apparatus comprising same | Jun 12, 2001 | Issued |
Array
(
[id] => 715356
[patent_doc_number] => 07052920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-30
[patent_title] => 'Layer-thickness detection methods and apparatus for wafers and the like, and polishing apparatus comprising same'
[patent_app_type] => utility
[patent_app_number] => 09/881445
[patent_app_country] => US
[patent_app_date] => 2001-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 17185
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/052/07052920.pdf
[firstpage_image] =>[orig_patent_app_number] => 09881445
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/881445 | Layer-thickness detection methods and apparatus for wafers and the like, and polishing apparatus comprising same | Jun 12, 2001 | Issued |
Array
(
[id] => 6934482
[patent_doc_number] => 20010055826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-27
[patent_title] => 'Method for manufacturing optical element, optical element, optical system using optical element, optical apparatus and exposure apparatus using optical system, and method for manufacturing device'
[patent_app_type] => new
[patent_app_number] => 09/875009
[patent_app_country] => US
[patent_app_date] => 2001-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5991
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20010055826.pdf
[firstpage_image] =>[orig_patent_app_number] => 09875009
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/875009 | Method for manufacturing optical element, optical element, optical system using optical element, optical apparatus and exposure apparatus using optical system, and method for manufacturing device | Jun 6, 2001 | Issued |
Array
(
[id] => 6889412
[patent_doc_number] => 20010024867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-09-27
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/874309
[patent_app_country] => US
[patent_app_date] => 2001-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8960
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0024/20010024867.pdf
[firstpage_image] =>[orig_patent_app_number] => 09874309
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/874309 | Semiconductor device and method of manufacturing the same | Jun 5, 2001 | Issued |
Array
(
[id] => 1578331
[patent_doc_number] => 06448185
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-10
[patent_title] => 'Method for making a semiconductor device that has a dual damascene interconnect'
[patent_app_type] => B1
[patent_app_number] => 09/872109
[patent_app_country] => US
[patent_app_date] => 2001-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3056
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/448/06448185.pdf
[firstpage_image] =>[orig_patent_app_number] => 09872109
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/872109 | Method for making a semiconductor device that has a dual damascene interconnect | May 31, 2001 | Issued |
Array
(
[id] => 6408653
[patent_doc_number] => 20020182797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-05
[patent_title] => 'Memory array with salicide isolation'
[patent_app_type] => new
[patent_app_number] => 09/901888
[patent_app_country] => US
[patent_app_date] => 2001-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1516
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20020182797.pdf
[firstpage_image] =>[orig_patent_app_number] => 09901888
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/901888 | Memory array with salicide isolation | May 30, 2001 | Issued |
Array
(
[id] => 6934532
[patent_doc_number] => 20010055876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-27
[patent_title] => 'Semiconductor sensor device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/866709
[patent_app_country] => US
[patent_app_date] => 2001-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3811
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20010055876.pdf
[firstpage_image] =>[orig_patent_app_number] => 09866709
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/866709 | Semiconductor sensor device and method of manufacturing the same | May 29, 2001 | Issued |
Array
(
[id] => 1297597
[patent_doc_number] => 06627547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-09-30
[patent_title] => 'Hot metallization process'
[patent_app_type] => B2
[patent_app_number] => 09/866957
[patent_app_country] => US
[patent_app_date] => 2001-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 7239
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/627/06627547.pdf
[firstpage_image] =>[orig_patent_app_number] => 09866957
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/866957 | Hot metallization process | May 28, 2001 | Issued |
Array
(
[id] => 1383974
[patent_doc_number] => 06559479
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-06
[patent_title] => 'Thin-film solar array system and method for producing the same'
[patent_app_type] => B1
[patent_app_number] => 09/856678
[patent_app_country] => US
[patent_app_date] => 2001-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 4484
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/559/06559479.pdf
[firstpage_image] =>[orig_patent_app_number] => 09856678
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/856678 | Thin-film solar array system and method for producing the same | May 23, 2001 | Issued |
Array
(
[id] => 1503323
[patent_doc_number] => 06465274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-10-15
[patent_title] => 'Lead frame tooling design for bleed barrier groove'
[patent_app_type] => B2
[patent_app_number] => 09/862009
[patent_app_country] => US
[patent_app_date] => 2001-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 38
[patent_no_of_words] => 3311
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/465/06465274.pdf
[firstpage_image] =>[orig_patent_app_number] => 09862009
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/862009 | Lead frame tooling design for bleed barrier groove | May 20, 2001 | Issued |
Array
(
[id] => 5888711
[patent_doc_number] => 20020013041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-31
[patent_title] => 'Methods of forming multilayer dielectric regions using varied deposition parameters'
[patent_app_type] => new
[patent_app_number] => 09/859168
[patent_app_country] => US
[patent_app_date] => 2001-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5237
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20020013041.pdf
[firstpage_image] =>[orig_patent_app_number] => 09859168
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/859168 | Methods of forming multilayer dielectric regions using varied deposition parameters | May 15, 2001 | Issued |
Array
(
[id] => 6290480
[patent_doc_number] => 20020055244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Method of forming a substrate contact in a field effect transistor formed over a buried insulator layer'
[patent_app_type] => new
[patent_app_number] => 09/848718
[patent_app_country] => US
[patent_app_date] => 2001-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4008
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20020055244.pdf
[firstpage_image] =>[orig_patent_app_number] => 09848718
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/848718 | Method of forming a substrate contact in a field effect transistor formed over a buried insulator layer | May 2, 2001 | Issued |
Array
(
[id] => 6563438
[patent_doc_number] => 20020164871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-07
[patent_title] => 'Method for manufacturing a trench DRAM'
[patent_app_type] => new
[patent_app_number] => 09/847109
[patent_app_country] => US
[patent_app_date] => 2001-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 2448
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 453
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20020164871.pdf
[firstpage_image] =>[orig_patent_app_number] => 09847109
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/847109 | Method for manufacturing a trench DRAM | May 1, 2001 | Abandoned |
Array
(
[id] => 968893
[patent_doc_number] => 06940170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-06
[patent_title] => 'Techniques for triple and quadruple damascene fabrication'
[patent_app_type] => utility
[patent_app_number] => 09/843419
[patent_app_country] => US
[patent_app_date] => 2001-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 48
[patent_no_of_words] => 11074
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/940/06940170.pdf
[firstpage_image] =>[orig_patent_app_number] => 09843419
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/843419 | Techniques for triple and quadruple damascene fabrication | Apr 25, 2001 | Issued |
Array
(
[id] => 1581083
[patent_doc_number] => 06423595
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-23
[patent_title] => 'Method for scribing a semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/838509
[patent_app_country] => US
[patent_app_date] => 2001-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3445
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/423/06423595.pdf
[firstpage_image] =>[orig_patent_app_number] => 09838509
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/838509 | Method for scribing a semiconductor device | Apr 18, 2001 | Issued |
Array
(
[id] => 6961381
[patent_doc_number] => 20010012685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-09
[patent_title] => 'In situ plasma pre-deposition wafer treatment in chemical vapor deposition technology for semiconductor integrated circuit applications'
[patent_app_type] => new
[patent_app_number] => 09/828110
[patent_app_country] => US
[patent_app_date] => 2001-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5269
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20010012685.pdf
[firstpage_image] =>[orig_patent_app_number] => 09828110
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/828110 | Methods for insitu plasma pre-deposition wafer treatment in chemical vapor deposition technology for semiconductor integrated circuit applications | Apr 5, 2001 | Issued |