
Renzo Rocchegiani
Examiner (ID: 276)
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2813, 2825 |
| Total Applications | 253 |
| Issued Applications | 222 |
| Pending Applications | 9 |
| Abandoned Applications | 22 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6797184
[patent_doc_number] => 20030176058
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-18
[patent_title] => 'Method of forming a dual damascene structure using an amorphous silicon hard mask'
[patent_app_type] => new
[patent_app_number] => 10/101540
[patent_app_country] => US
[patent_app_date] => 2002-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7047
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20030176058.pdf
[firstpage_image] =>[orig_patent_app_number] => 10101540
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/101540 | Method of forming a dual damascene structure using an amorphous silicon hard mask | Mar 17, 2002 | Issued |
Array
(
[id] => 6435531
[patent_doc_number] => 20020127875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Point of use mixing and aging system for chemicals used in a film forming apparatus'
[patent_app_type] => new
[patent_app_number] => 10/092980
[patent_app_country] => US
[patent_app_date] => 2002-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8516
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20020127875.pdf
[firstpage_image] =>[orig_patent_app_number] => 10092980
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/092980 | Point of use mixing and aging system for chemicals used in a film forming apparatus | Mar 5, 2002 | Abandoned |
Array
(
[id] => 6774360
[patent_doc_number] => 20030017698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-23
[patent_title] => 'Semiconductor device manufacturing method of forming an etching stopper film on a diffusion prevention film at a higher temperature'
[patent_app_type] => new
[patent_app_number] => 10/055880
[patent_app_country] => US
[patent_app_date] => 2002-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8165
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20030017698.pdf
[firstpage_image] =>[orig_patent_app_number] => 10055880
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/055880 | Semiconductor device manufacturing method of forming an etching stopper film on a diffusion prevention film at a higher temperature | Jan 27, 2002 | Issued |
Array
(
[id] => 6016505
[patent_doc_number] => 20020102861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-01
[patent_title] => 'Fabrication of high resistivity structures using focused ion beams'
[patent_app_type] => new
[patent_app_number] => 10/055320
[patent_app_country] => US
[patent_app_date] => 2002-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3831
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 35
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20020102861.pdf
[firstpage_image] =>[orig_patent_app_number] => 10055320
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/055320 | Fabrication of high resistivity structures using focused ion beams | Jan 22, 2002 | Issued |
Array
(
[id] => 1261401
[patent_doc_number] => 06664140
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-16
[patent_title] => 'Methods for fabricating integrated circuit devices using antiparallel diodes to reduce damage during plasma processing'
[patent_app_type] => B2
[patent_app_number] => 10/050504
[patent_app_country] => US
[patent_app_date] => 2002-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4784
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/664/06664140.pdf
[firstpage_image] =>[orig_patent_app_number] => 10050504
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/050504 | Methods for fabricating integrated circuit devices using antiparallel diodes to reduce damage during plasma processing | Jan 15, 2002 | Issued |
Array
(
[id] => 6273356
[patent_doc_number] => 20020105992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-08
[patent_title] => 'Semiconductor optical device and method for fabricating same'
[patent_app_type] => new
[patent_app_number] => 10/044990
[patent_app_country] => US
[patent_app_date] => 2002-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5589
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20020105992.pdf
[firstpage_image] =>[orig_patent_app_number] => 10044990
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/044990 | Semiconductor optical device and method for fabricating same | Jan 14, 2002 | Issued |
Array
(
[id] => 6242530
[patent_doc_number] => 20020045357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-18
[patent_title] => 'Deliberate semiconductor film variation to compensate for radial processing differences, determine optimal device characteristics, or produce small production runs'
[patent_app_type] => new
[patent_app_number] => 10/013086
[patent_app_country] => US
[patent_app_date] => 2001-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 7789
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20020045357.pdf
[firstpage_image] =>[orig_patent_app_number] => 10013086
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/013086 | Deliberate semiconductor film variation to compensate for radial processing differences, determine optimal device characteristics, or produce small productions runs | Dec 6, 2001 | Issued |
Array
(
[id] => 6765736
[patent_doc_number] => 20030100136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-29
[patent_title] => 'Thin film membrane structure'
[patent_app_type] => new
[patent_app_number] => 09/994280
[patent_app_country] => US
[patent_app_date] => 2001-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4764
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0100/20030100136.pdf
[firstpage_image] =>[orig_patent_app_number] => 09994280
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/994280 | Method for producing a porous silicon film | Nov 25, 2001 | Issued |
Array
(
[id] => 5922025
[patent_doc_number] => 20020115263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-22
[patent_title] => 'Method and related apparatus of processing a substrate'
[patent_app_type] => new
[patent_app_number] => 10/006980
[patent_app_country] => US
[patent_app_date] => 2001-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4018
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20020115263.pdf
[firstpage_image] =>[orig_patent_app_number] => 10006980
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/006980 | Method and related apparatus of processing a substrate | Oct 23, 2001 | Abandoned |
Array
(
[id] => 5997252
[patent_doc_number] => 20020027297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-07
[patent_title] => 'Semiconductor package'
[patent_app_type] => new
[patent_app_number] => 09/945210
[patent_app_country] => US
[patent_app_date] => 2001-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2745
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20020027297.pdf
[firstpage_image] =>[orig_patent_app_number] => 09945210
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/945210 | Semiconductor package | Aug 30, 2001 | Issued |
Array
(
[id] => 1082861
[patent_doc_number] => 06833291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-21
[patent_title] => 'Semiconductor processing methods'
[patent_app_type] => B2
[patent_app_number] => 09/932040
[patent_app_country] => US
[patent_app_date] => 2001-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2894
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/833/06833291.pdf
[firstpage_image] =>[orig_patent_app_number] => 09932040
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/932040 | Semiconductor processing methods | Aug 15, 2001 | Issued |
Array
(
[id] => 6716044
[patent_doc_number] => 20030027392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Method for forming heavy nitrogen-doped ultra thin oxynitride gate dielectrics'
[patent_app_type] => new
[patent_app_number] => 09/919970
[patent_app_country] => US
[patent_app_date] => 2001-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2226
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20030027392.pdf
[firstpage_image] =>[orig_patent_app_number] => 09919970
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/919970 | Method for forming heavy nitrogen-doped ultra thin oxynitride gate dielectrics | Jul 31, 2001 | Issued |
Array
(
[id] => 1274188
[patent_doc_number] => 06649541
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-18
[patent_title] => 'Method for preventing or reducing delamination of deposited insulating layers'
[patent_app_type] => B1
[patent_app_number] => 09/920490
[patent_app_country] => US
[patent_app_date] => 2001-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4374
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/649/06649541.pdf
[firstpage_image] =>[orig_patent_app_number] => 09920490
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/920490 | Method for preventing or reducing delamination of deposited insulating layers | Jul 31, 2001 | Issued |
Array
(
[id] => 1297665
[patent_doc_number] => 06627559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-09-30
[patent_title] => 'Coating film'
[patent_app_type] => B2
[patent_app_number] => 09/911300
[patent_app_country] => US
[patent_app_date] => 2001-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 8
[patent_no_of_words] => 11875
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/627/06627559.pdf
[firstpage_image] =>[orig_patent_app_number] => 09911300
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/911300 | Coating film | Jul 22, 2001 | Issued |
Array
(
[id] => 7645733
[patent_doc_number] => 06472236
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-29
[patent_title] => 'Determination of effective oxide thickness of a plurality of dielectric materials in a MOS stack'
[patent_app_type] => B1
[patent_app_number] => 09/904740
[patent_app_country] => US
[patent_app_date] => 2001-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6151
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/472/06472236.pdf
[firstpage_image] =>[orig_patent_app_number] => 09904740
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/904740 | Determination of effective oxide thickness of a plurality of dielectric materials in a MOS stack | Jul 12, 2001 | Issued |
Array
(
[id] => 6753466
[patent_doc_number] => 20030001242
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-02
[patent_title] => 'Adhesive material for programmable device'
[patent_app_type] => new
[patent_app_number] => 09/896008
[patent_app_country] => US
[patent_app_date] => 2001-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5584
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20030001242.pdf
[firstpage_image] =>[orig_patent_app_number] => 09896008
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/896008 | Adhesive material for programmable device | Jun 29, 2001 | Issued |
Array
(
[id] => 1374387
[patent_doc_number] => 06566704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-20
[patent_title] => 'Vertical nano-size transistor using carbon nanotubes and manufacturing method thereof'
[patent_app_type] => B2
[patent_app_number] => 09/891240
[patent_app_country] => US
[patent_app_date] => 2001-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 2822
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/566/06566704.pdf
[firstpage_image] =>[orig_patent_app_number] => 09891240
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/891240 | Vertical nano-size transistor using carbon nanotubes and manufacturing method thereof | Jun 26, 2001 | Issued |
Array
(
[id] => 6540008
[patent_doc_number] => 20020137326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Method for manufacturing a low-profile semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/892950
[patent_app_country] => US
[patent_app_date] => 2001-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1105
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20020137326.pdf
[firstpage_image] =>[orig_patent_app_number] => 09892950
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/892950 | Method for manufacturing a low-profile semiconductor device | Jun 25, 2001 | Issued |
Array
(
[id] => 6327237
[patent_doc_number] => 20020197783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC BASE FABRICATED IN AN INTEGRATED BICMOS CIRCUIT'
[patent_app_type] => new
[patent_app_number] => 09/887310
[patent_app_country] => US
[patent_app_date] => 2001-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 4795
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20020197783.pdf
[firstpage_image] =>[orig_patent_app_number] => 09887310
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/887310 | Bipolar transistor with raised extrinsic base fabricated in an integrated BiCMOS circuit | Jun 21, 2001 | Issued |
Array
(
[id] => 1205695
[patent_doc_number] => 06716750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-04-06
[patent_title] => 'System and method for processing residual gas'
[patent_app_type] => B2
[patent_app_number] => 09/886010
[patent_app_country] => US
[patent_app_date] => 2001-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3215
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/716/06716750.pdf
[firstpage_image] =>[orig_patent_app_number] => 09886010
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/886010 | System and method for processing residual gas | Jun 21, 2001 | Issued |