Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 14352195
[patent_doc_number] => 20190158070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => GLITCH IMMUNE CASCADED INTEGRATOR COMB ARCHITECTURE FOR HIGHER ORDER SIGNAL INTERPOLATION
[patent_app_type] => utility
[patent_app_number] => 15/815989
[patent_app_country] => US
[patent_app_date] => 2017-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15815989
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/815989 | Glitch immune cascaded integrator comb architecture for higher order signal interpolation | Nov 16, 2017 | Issued |
Array
(
[id] => 13556277
[patent_doc_number] => 20180329686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => OPTIMIZED INTEGER DIVISION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 15/816403
[patent_app_country] => US
[patent_app_date] => 2017-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4255
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15816403
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/816403 | OPTIMIZED INTEGER DIVISION CIRCUIT | Nov 16, 2017 | Abandoned |
Array
(
[id] => 15313563
[patent_doc_number] => 10521488
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-31
[patent_title] => Dynamic partitioning
[patent_app_type] => utility
[patent_app_number] => 15/811042
[patent_app_country] => US
[patent_app_date] => 2017-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15811042
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/811042 | Dynamic partitioning | Nov 12, 2017 | Issued |
Array
(
[id] => 14457453
[patent_doc_number] => 10324687
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Single operation array index computation
[patent_app_type] => utility
[patent_app_number] => 15/807642
[patent_app_country] => US
[patent_app_date] => 2017-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9650
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15807642
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/807642 | Single operation array index computation | Nov 8, 2017 | Issued |
Array
(
[id] => 14489241
[patent_doc_number] => 10331408
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Decimal multiply and shift instruction
[patent_app_type] => utility
[patent_app_number] => 15/806854
[patent_app_country] => US
[patent_app_date] => 2017-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 9272
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15806854
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/806854 | Decimal multiply and shift instruction | Nov 7, 2017 | Issued |
Array
(
[id] => 12611691
[patent_doc_number] => 20180095727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-05
[patent_title] => PERFORM SIGN OPERATION DECIMAL INSTRUCTION
[patent_app_type] => utility
[patent_app_number] => 15/806836
[patent_app_country] => US
[patent_app_date] => 2017-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9989
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15806836
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/806836 | Perform sign operation decimal instruction | Nov 7, 2017 | Issued |
Array
(
[id] => 14062101
[patent_doc_number] => 10235343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Method for constructing a circuit for fast matrix-vector multiplication
[patent_app_type] => utility
[patent_app_number] => 15/805770
[patent_app_country] => US
[patent_app_date] => 2017-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5682
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 926
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15805770
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/805770 | Method for constructing a circuit for fast matrix-vector multiplication | Nov 6, 2017 | Issued |
Array
(
[id] => 12712933
[patent_doc_number] => 20180129477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => TRUE RANDOM NUMBER GENERATOR AND OSCILLATOR
[patent_app_type] => utility
[patent_app_number] => 15/798267
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3808
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15798267
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/798267 | True random number generator and oscillator | Oct 29, 2017 | Issued |
Array
(
[id] => 14825099
[patent_doc_number] => 10409556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Division synthesis
[patent_app_type] => utility
[patent_app_number] => 15/797020
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 22721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797020
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797020 | Division synthesis | Oct 29, 2017 | Issued |
Array
(
[id] => 12235036
[patent_doc_number] => 20180067899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'SPARSE MATRIX VECTOR MULTIPLICATION'
[patent_app_type] => utility
[patent_app_number] => 15/796358
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4244
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15796358
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/796358 | Sparse matrix vector multiplication | Oct 26, 2017 | Issued |
Array
(
[id] => 14669027
[patent_doc_number] => 10372414
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Fractional pointer lookup table
[patent_app_type] => utility
[patent_app_number] => 15/796521
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7957
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15796521
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/796521 | Fractional pointer lookup table | Oct 26, 2017 | Issued |
Array
(
[id] => 14556091
[patent_doc_number] => 10346507
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-09
[patent_title] => Symmetric block sparse matrix-vector multiplication
[patent_app_type] => utility
[patent_app_number] => 15/795091
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5944
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15795091
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/795091 | Symmetric block sparse matrix-vector multiplication | Oct 25, 2017 | Issued |
Array
(
[id] => 15230909
[patent_doc_number] => 10503175
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Lidar signal compression
[patent_app_type] => utility
[patent_app_number] => 15/794853
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5558
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794853
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794853 | Lidar signal compression | Oct 25, 2017 | Issued |
Array
(
[id] => 14767065
[patent_doc_number] => 10394929
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Adaptive execution engine for convolution computing systems
[patent_app_type] => utility
[patent_app_number] => 15/787897
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6096
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15787897
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/787897 | Adaptive execution engine for convolution computing systems | Oct 18, 2017 | Issued |
Array
(
[id] => 14012941
[patent_doc_number] => 10224954
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-05
[patent_title] => Floating point to fixed point conversion
[patent_app_type] => utility
[patent_app_number] => 15/721573
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 11599
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721573
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721573 | Floating point to fixed point conversion | Sep 28, 2017 | Issued |
Array
(
[id] => 14009311
[patent_doc_number] => 10223114
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-03-05
[patent_title] => Fixed point to floating point conversion
[patent_app_type] => utility
[patent_app_number] => 15/721602
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 32
[patent_no_of_words] => 17396
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15721602
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/721602 | Fixed point to floating point conversion | Sep 28, 2017 | Issued |
Array
(
[id] => 13721769
[patent_doc_number] => 20170371839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => System And Method For Efficient Sparse Matrix Processing
[patent_app_type] => utility
[patent_app_number] => 15/698547
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23617
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15698547
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/698547 | System and method for efficient sparse matrix processing | Sep 6, 2017 | Issued |
Array
(
[id] => 14202669
[patent_doc_number] => 10268450
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Approximating functions
[patent_app_type] => utility
[patent_app_number] => 15/696385
[patent_app_country] => US
[patent_app_date] => 2017-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 6330
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15696385
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/696385 | Approximating functions | Sep 5, 2017 | Issued |
Array
(
[id] => 12032714
[patent_doc_number] => 20170322813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'PIPELINED CASCADED DIGITAL SIGNAL PROCESSING STRUCTURES AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 15/662304
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6531
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662304
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662304 | PIPELINED CASCADED DIGITAL SIGNAL PROCESSING STRUCTURES AND METHODS | Jul 27, 2017 | Abandoned |
Array
(
[id] => 14489249
[patent_doc_number] => 10331412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Method and device for optics based quantum random number generation
[patent_app_type] => utility
[patent_app_number] => 15/659454
[patent_app_country] => US
[patent_app_date] => 2017-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 6572
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15659454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/659454 | Method and device for optics based quantum random number generation | Jul 24, 2017 | Issued |