Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4990462
[patent_doc_number] => 20070156803
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-05
[patent_title] => 'Overflow detection and clamping with parallel operand processing for fixed-point multipliers'
[patent_app_type] => utility
[patent_app_number] => 11/712765
[patent_app_country] => US
[patent_app_date] => 2007-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3524
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20070156803.pdf
[firstpage_image] =>[orig_patent_app_number] => 11712765
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/712765 | Overflow detection and clamping with parallel operand processing for fixed-point multipliers | Feb 27, 2007 | Issued |
Array
(
[id] => 4730015
[patent_doc_number] => 20080208942
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Parallel Architecture for Matrix Transposition'
[patent_app_type] => utility
[patent_app_number] => 11/678130
[patent_app_country] => US
[patent_app_date] => 2007-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3790
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20080208942.pdf
[firstpage_image] =>[orig_patent_app_number] => 11678130
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/678130 | Parallel architecture for matrix transposition | Feb 22, 2007 | Issued |
Array
(
[id] => 4823785
[patent_doc_number] => 20080123772
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-29
[patent_title] => 'SOUND SIGNAL PROCESSING SYSTEM AND RELATED APPARATUS AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/671430
[patent_app_country] => US
[patent_app_date] => 2007-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3129
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20080123772.pdf
[firstpage_image] =>[orig_patent_app_number] => 11671430
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/671430 | Sound signal processing system and related apparatus and method | Feb 4, 2007 | Issued |
Array
(
[id] => 4847381
[patent_doc_number] => 20080183789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'INTERPOLATION FIR FILTER AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/668701
[patent_app_country] => US
[patent_app_date] => 2007-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1668
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20080183789.pdf
[firstpage_image] =>[orig_patent_app_number] => 11668701
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/668701 | Interpolation FIR filter and method thereof | Jan 29, 2007 | Issued |
Array
(
[id] => 4966686
[patent_doc_number] => 20080109506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-08
[patent_title] => 'Data Transformation Method and Data Transformation Circuit Capable of Saving Numeral Operations'
[patent_app_type] => utility
[patent_app_number] => 11/627335
[patent_app_country] => US
[patent_app_date] => 2007-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5814
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20080109506.pdf
[firstpage_image] =>[orig_patent_app_number] => 11627335
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/627335 | Data transformation method and data transformation circuit capable of saving numeral operations | Jan 24, 2007 | Issued |
Array
(
[id] => 4454730
[patent_doc_number] => 07966361
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-06-21
[patent_title] => 'Single-cycle modulus operation'
[patent_app_type] => utility
[patent_app_number] => 11/657894
[patent_app_country] => US
[patent_app_date] => 2007-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3899
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/966/07966361.pdf
[firstpage_image] =>[orig_patent_app_number] => 11657894
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/657894 | Single-cycle modulus operation | Jan 23, 2007 | Issued |
Array
(
[id] => 4447088
[patent_doc_number] => 07930335
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-19
[patent_title] => 'Generic implementations of elliptic curve cryptography using partial reduction'
[patent_app_type] => utility
[patent_app_number] => 11/625659
[patent_app_country] => US
[patent_app_date] => 2007-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 46
[patent_no_of_words] => 16949
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/930/07930335.pdf
[firstpage_image] =>[orig_patent_app_number] => 11625659
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/625659 | Generic implementations of elliptic curve cryptography using partial reduction | Jan 21, 2007 | Issued |
Array
(
[id] => 4448789
[patent_doc_number] => 07865541
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-04
[patent_title] => 'Configuring floating point operations in a programmable logic device'
[patent_app_type] => utility
[patent_app_number] => 11/625655
[patent_app_country] => US
[patent_app_date] => 2007-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4961
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/865/07865541.pdf
[firstpage_image] =>[orig_patent_app_number] => 11625655
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/625655 | Configuring floating point operations in a programmable logic device | Jan 21, 2007 | Issued |
Array
(
[id] => 4442824
[patent_doc_number] => 07899854
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-01
[patent_title] => 'Handheld computational device'
[patent_app_type] => utility
[patent_app_number] => 11/624869
[patent_app_country] => US
[patent_app_date] => 2007-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 35
[patent_no_of_words] => 13038
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/899/07899854.pdf
[firstpage_image] =>[orig_patent_app_number] => 11624869
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/624869 | Handheld computational device | Jan 18, 2007 | Issued |
Array
(
[id] => 4442821
[patent_doc_number] => 07899853
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-03-01
[patent_title] => 'Handheld computational device having securing elements'
[patent_app_type] => utility
[patent_app_number] => 11/624879
[patent_app_country] => US
[patent_app_date] => 2007-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 35
[patent_no_of_words] => 13050
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/899/07899853.pdf
[firstpage_image] =>[orig_patent_app_number] => 11624879
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/624879 | Handheld computational device having securing elements | Jan 18, 2007 | Issued |
Array
(
[id] => 7593843
[patent_doc_number] => 07627624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-01
[patent_title] => 'Digital signal averaging using parallel computation structures'
[patent_app_type] => utility
[patent_app_number] => 11/624211
[patent_app_country] => US
[patent_app_date] => 2007-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5063
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/627/07627624.pdf
[firstpage_image] =>[orig_patent_app_number] => 11624211
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/624211 | Digital signal averaging using parallel computation structures | Jan 16, 2007 | Issued |
Array
(
[id] => 284169
[patent_doc_number] => RE040802
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2009-06-23
[patent_title] => 'Digital frequency response compensator and arbitrary response generator system'
[patent_app_type] => reissue
[patent_app_number] => 11/651445
[patent_app_country] => US
[patent_app_date] => 2007-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13675
[patent_no_of_claims] => 115
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/040/RE040802.pdf
[firstpage_image] =>[orig_patent_app_number] => 11651445
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/651445 | Digital frequency response compensator and arbitrary response generator system | Jan 8, 2007 | Issued |
Array
(
[id] => 4878744
[patent_doc_number] => 20080152127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'FORWARD SHIFTING OF PROCESSOR ELEMENT PROCESSING FOR LOAD BALANCING'
[patent_app_type] => utility
[patent_app_number] => 11/615587
[patent_app_country] => US
[patent_app_date] => 2006-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5957
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0152/20080152127.pdf
[firstpage_image] =>[orig_patent_app_number] => 11615587
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/615587 | Forward shifting of processor element processing for load balancing | Dec 21, 2006 | Issued |
Array
(
[id] => 5071292
[patent_doc_number] => 20070192394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-16
[patent_title] => 'Processor and method for performing a fast fourier transform and/or an inverse fast fourier transform of a complex input signal'
[patent_app_type] => utility
[patent_app_number] => 11/643936
[patent_app_country] => US
[patent_app_date] => 2006-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7241
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20070192394.pdf
[firstpage_image] =>[orig_patent_app_number] => 11643936
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/643936 | Processor and method for performing a fast fourier transform and/or an inverse fast fourier transform of a complex input signal | Dec 21, 2006 | Issued |
Array
(
[id] => 4881469
[patent_doc_number] => 20080154852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-26
[patent_title] => 'SYSTEM AND METHOD FOR GENERATING AND USING A DYNAMIC BLOOM FILTER'
[patent_app_type] => utility
[patent_app_number] => 11/614844
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4119
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0154/20080154852.pdf
[firstpage_image] =>[orig_patent_app_number] => 11614844
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/614844 | System and method for generating and using a dynamic bloom filter | Dec 20, 2006 | Issued |
Array
(
[id] => 4585148
[patent_doc_number] => 07856465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-21
[patent_title] => 'Combined fast fourier transforms and matrix operations'
[patent_app_type] => utility
[patent_app_number] => 11/643165
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7286
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/856/07856465.pdf
[firstpage_image] =>[orig_patent_app_number] => 11643165
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/643165 | Combined fast fourier transforms and matrix operations | Dec 20, 2006 | Issued |
Array
(
[id] => 4602643
[patent_doc_number] => 07979485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'Circuit for fast fourier transform operation'
[patent_app_type] => utility
[patent_app_number] => 11/641864
[patent_app_country] => US
[patent_app_date] => 2006-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 11274
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/979/07979485.pdf
[firstpage_image] =>[orig_patent_app_number] => 11641864
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/641864 | Circuit for fast fourier transform operation | Dec 19, 2006 | Issued |
Array
(
[id] => 5121505
[patent_doc_number] => 20070143220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-21
[patent_title] => 'BILLING SYSTEM AND METHOD FOR CHARGING USERS FOR UTILIZATION OF SHARED RESOURCE'
[patent_app_type] => utility
[patent_app_number] => 11/612815
[patent_app_country] => US
[patent_app_date] => 2006-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4016
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0143/20070143220.pdf
[firstpage_image] =>[orig_patent_app_number] => 11612815
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/612815 | Billing system and method for charging users for utilization of shared resource | Dec 18, 2006 | Issued |
Array
(
[id] => 5020208
[patent_doc_number] => 20070146174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-28
[patent_title] => 'METHOD FOR DIVIDING A NUMBER BY A FRACTION HAVING A NUMBER IN THE FORM OF A POWER OF 2 AT THE NUMERATOR'
[patent_app_type] => utility
[patent_app_number] => 11/612765
[patent_app_country] => US
[patent_app_date] => 2006-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4559
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0146/20070146174.pdf
[firstpage_image] =>[orig_patent_app_number] => 11612765
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/612765 | Method for dividing a number by a fraction having a number in the form of a power of 2 at the numerator | Dec 18, 2006 | Issued |
Array
(
[id] => 155836
[patent_doc_number] => 07685218
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-23
[patent_title] => 'High frequency signal construction method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/612895
[patent_app_country] => US
[patent_app_date] => 2006-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3746
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/685/07685218.pdf
[firstpage_image] =>[orig_patent_app_number] => 11612895
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/612895 | High frequency signal construction method and apparatus | Dec 18, 2006 | Issued |