Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 5830450
[patent_doc_number] => 20060064454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-23
[patent_title] => 'Processing unit having decimal floating-point divider using Newton-Raphson iteration'
[patent_app_type] => utility
[patent_app_number] => 10/983105
[patent_app_country] => US
[patent_app_date] => 2004-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5847
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20060064454.pdf
[firstpage_image] =>[orig_patent_app_number] => 10983105
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/983105 | Processing unit having decimal floating-point divider using Newton-Raphson iteration | Nov 4, 2004 | Issued |
Array
(
[id] => 162892
[patent_doc_number] => 07676533
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-09
[patent_title] => 'System for executing SIMD instruction for real/complex FFT conversion'
[patent_app_type] => utility
[patent_app_number] => 10/953584
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10253
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/676/07676533.pdf
[firstpage_image] =>[orig_patent_app_number] => 10953584
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/953584 | System for executing SIMD instruction for real/complex FFT conversion | Sep 29, 2004 | Issued |
Array
(
[id] => 7118609
[patent_doc_number] => 20050071403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Method, system, and computer program product for executing SIMD instruction for flexible FFT butterfly'
[patent_app_type] => utility
[patent_app_number] => 10/952169
[patent_app_country] => US
[patent_app_date] => 2004-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 14380
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20050071403.pdf
[firstpage_image] =>[orig_patent_app_number] => 10952169
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/952169 | Method, system, and computer program product for executing SIMD instruction for flexible FFT butterfly | Sep 28, 2004 | Issued |
Array
(
[id] => 6919594
[patent_doc_number] => 20050097155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-05
[patent_title] => 'Processor'
[patent_app_type] => utility
[patent_app_number] => 10/939593
[patent_app_country] => US
[patent_app_date] => 2004-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2700
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0097/20050097155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10939593
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/939593 | Processor | Sep 13, 2004 | Issued |
Array
(
[id] => 7229341
[patent_doc_number] => 20050261871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Automatic weight and measures computing device and method'
[patent_app_type] => utility
[patent_app_number] => 10/939494
[patent_app_country] => US
[patent_app_date] => 2004-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1919
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20050261871.pdf
[firstpage_image] =>[orig_patent_app_number] => 10939494
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/939494 | Automatic weight and measures computing device and method | Sep 13, 2004 | Abandoned |
Array
(
[id] => 5809356
[patent_doc_number] => 20060095712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'SIMD processor having enhanced operand storage interconnects'
[patent_app_type] => utility
[patent_app_number] => 10/940150
[patent_app_country] => US
[patent_app_date] => 2004-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4784
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20060095712.pdf
[firstpage_image] =>[orig_patent_app_number] => 10940150
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/940150 | SIMD processor having enhanced operand storage interconnects | Sep 12, 2004 | Issued |
Array
(
[id] => 355261
[patent_doc_number] => 07493354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-17
[patent_title] => 'FIR filter tap architecture for highly dense layout'
[patent_app_type] => utility
[patent_app_number] => 10/938008
[patent_app_country] => US
[patent_app_date] => 2004-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6381
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/493/07493354.pdf
[firstpage_image] =>[orig_patent_app_number] => 10938008
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/938008 | FIR filter tap architecture for highly dense layout | Sep 9, 2004 | Issued |
Array
(
[id] => 597613
[patent_doc_number] => 07451173
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-11-11
[patent_title] => 'Fast combinatorial algorithm for the solution of linearly constrained least squares problems'
[patent_app_type] => utility
[patent_app_number] => 10/938444
[patent_app_country] => US
[patent_app_date] => 2004-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 12928
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/451/07451173.pdf
[firstpage_image] =>[orig_patent_app_number] => 10938444
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/938444 | Fast combinatorial algorithm for the solution of linearly constrained least squares problems | Sep 8, 2004 | Issued |
Array
(
[id] => 809788
[patent_doc_number] => 07421465
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-09-02
[patent_title] => 'Arithmetic early bypass'
[patent_app_type] => utility
[patent_app_number] => 10/932522
[patent_app_country] => US
[patent_app_date] => 2004-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8596
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/421/07421465.pdf
[firstpage_image] =>[orig_patent_app_number] => 10932522
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/932522 | Arithmetic early bypass | Sep 1, 2004 | Issued |
Array
(
[id] => 730486
[patent_doc_number] => 07047265
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-16
[patent_title] => 'System and method for a single-pass multiple tap filter'
[patent_app_type] => utility
[patent_app_number] => 10/930288
[patent_app_country] => US
[patent_app_date] => 2004-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 5479
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/047/07047265.pdf
[firstpage_image] =>[orig_patent_app_number] => 10930288
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/930288 | System and method for a single-pass multiple tap filter | Aug 29, 2004 | Issued |
Array
(
[id] => 8763063
[patent_doc_number] => 08423597
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-04-16
[patent_title] => 'Method and system for adaptive matrix trimming in an inverse discrete cosine transform (IDCT) operation'
[patent_app_type] => utility
[patent_app_number] => 10/928083
[patent_app_country] => US
[patent_app_date] => 2004-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 3455
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10928083
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/928083 | Method and system for adaptive matrix trimming in an inverse discrete cosine transform (IDCT) operation | Aug 26, 2004 | Issued |
Array
(
[id] => 5592337
[patent_doc_number] => 20060041790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-23
[patent_title] => 'Maximum change data pattern'
[patent_app_type] => utility
[patent_app_number] => 10/923122
[patent_app_country] => US
[patent_app_date] => 2004-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3071
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0041/20060041790.pdf
[firstpage_image] =>[orig_patent_app_number] => 10923122
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/923122 | Maximum change data pattern | Aug 18, 2004 | Issued |
Array
(
[id] => 7091571
[patent_doc_number] => 20050010627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Apparatus, methods, and computer program products for determining the coefficients of a function with decreased latency.'
[patent_app_type] => utility
[patent_app_number] => 10/899788
[patent_app_country] => US
[patent_app_date] => 2004-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 20231
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010627.pdf
[firstpage_image] =>[orig_patent_app_number] => 10899788
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/899788 | Apparatus, methods, and computer program products for determining the coefficients of a function with decreased latency. | Jul 26, 2004 | Abandoned |
Array
(
[id] => 4529315
[patent_doc_number] => 07912882
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-22
[patent_title] => 'Apparatus for generating clock pulses using a direct digital synthesizer'
[patent_app_type] => utility
[patent_app_number] => 10/561558
[patent_app_country] => US
[patent_app_date] => 2004-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1867
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/912/07912882.pdf
[firstpage_image] =>[orig_patent_app_number] => 10561558
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/561558 | Apparatus for generating clock pulses using a direct digital synthesizer | Jul 25, 2004 | Issued |
Array
(
[id] => 839643
[patent_doc_number] => 07395293
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-01
[patent_title] => 'Memory segmentation for fast fourier transform'
[patent_app_type] => utility
[patent_app_number] => 10/898628
[patent_app_country] => US
[patent_app_date] => 2004-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6808
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/395/07395293.pdf
[firstpage_image] =>[orig_patent_app_number] => 10898628
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/898628 | Memory segmentation for fast fourier transform | Jul 22, 2004 | Issued |
Array
(
[id] => 7593842
[patent_doc_number] => 07627625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-01
[patent_title] => 'Long-integer multiplier'
[patent_app_type] => utility
[patent_app_number] => 10/565693
[patent_app_country] => US
[patent_app_date] => 2004-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6047
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/627/07627625.pdf
[firstpage_image] =>[orig_patent_app_number] => 10565693
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/565693 | Long-integer multiplier | Jul 21, 2004 | Issued |
Array
(
[id] => 597605
[patent_doc_number] => 07451170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-11-11
[patent_title] => 'Rapid and low cost of inverse discrete cosine transform system and method thereof'
[patent_app_type] => utility
[patent_app_number] => 10/896036
[patent_app_country] => US
[patent_app_date] => 2004-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9087
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 479
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/451/07451170.pdf
[firstpage_image] =>[orig_patent_app_number] => 10896036
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/896036 | Rapid and low cost of inverse discrete cosine transform system and method thereof | Jul 21, 2004 | Issued |
Array
(
[id] => 5770570
[patent_doc_number] => 20060020650
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-26
[patent_title] => 'Ripple elimination filter'
[patent_app_type] => utility
[patent_app_number] => 10/893900
[patent_app_country] => US
[patent_app_date] => 2004-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2228
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20060020650.pdf
[firstpage_image] =>[orig_patent_app_number] => 10893900
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/893900 | Ripple elimination filter | Jul 19, 2004 | Abandoned |
Array
(
[id] => 7447035
[patent_doc_number] => 20040267863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic'
[patent_app_type] => new
[patent_app_number] => 10/890848
[patent_app_country] => US
[patent_app_date] => 2004-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 6084
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20040267863.pdf
[firstpage_image] =>[orig_patent_app_number] => 10890848
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/890848 | Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic | Jul 12, 2004 | Issued |
Array
(
[id] => 836046
[patent_doc_number] => 07398289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-08
[patent_title] => 'Method and device for floating-point multiplication, and corresponding computer-program product'
[patent_app_type] => utility
[patent_app_number] => 10/887225
[patent_app_country] => US
[patent_app_date] => 2004-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 31
[patent_no_of_words] => 9208
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/398/07398289.pdf
[firstpage_image] =>[orig_patent_app_number] => 10887225
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/887225 | Method and device for floating-point multiplication, and corresponding computer-program product | Jul 7, 2004 | Issued |