Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 434743
[patent_doc_number] => 07266581
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-04
[patent_title] => 'Arithmetic circuit'
[patent_app_type] => utility
[patent_app_number] => 10/692690
[patent_app_country] => US
[patent_app_date] => 2003-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4036
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/266/07266581.pdf
[firstpage_image] =>[orig_patent_app_number] => 10692690
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/692690 | Arithmetic circuit | Oct 26, 2003 | Issued |
Array
(
[id] => 7300379
[patent_doc_number] => 20040215928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'Method for manipulating data in a group of processing elements to transpose the data using a memory stack'
[patent_app_type] => new
[patent_app_number] => 10/689300
[patent_app_country] => US
[patent_app_date] => 2003-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7166
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20040215928.pdf
[firstpage_image] =>[orig_patent_app_number] => 10689300
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/689300 | Method for manipulating data in a group of processing elements to transpose the data using a memory stack | Oct 19, 2003 | Issued |
Array
(
[id] => 272149
[patent_doc_number] => 07565389
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-07-21
[patent_title] => 'Method for determining filter coefficients of a digital filter and digital filter'
[patent_app_type] => utility
[patent_app_number] => 10/532903
[patent_app_country] => US
[patent_app_date] => 2003-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 2591
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/565/07565389.pdf
[firstpage_image] =>[orig_patent_app_number] => 10532903
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/532903 | Method for determining filter coefficients of a digital filter and digital filter | Oct 19, 2003 | Issued |
Array
(
[id] => 8861286
[patent_doc_number] => 08463837
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-11
[patent_title] => 'Method and apparatus for efficient bi-linear interpolation and motion compensation'
[patent_app_type] => utility
[patent_app_number] => 10/687953
[patent_app_country] => US
[patent_app_date] => 2003-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 39
[patent_no_of_words] => 16683
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10687953
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/687953 | Method and apparatus for efficient bi-linear interpolation and motion compensation | Oct 16, 2003 | Issued |
Array
(
[id] => 927309
[patent_doc_number] => 07318077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-08
[patent_title] => 'Method for two-dimensional representation, interpolation and compression of data'
[patent_app_type] => utility
[patent_app_number] => 10/686394
[patent_app_country] => US
[patent_app_date] => 2003-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1816
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/318/07318077.pdf
[firstpage_image] =>[orig_patent_app_number] => 10686394
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/686394 | Method for two-dimensional representation, interpolation and compression of data | Oct 13, 2003 | Issued |
Array
(
[id] => 5739793
[patent_doc_number] => 20060010184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-12
[patent_title] => 'Superposition of waves using the cordic algorithm'
[patent_app_type] => utility
[patent_app_number] => 10/532915
[patent_app_country] => US
[patent_app_date] => 2003-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2063
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20060010184.pdf
[firstpage_image] =>[orig_patent_app_number] => 10532915
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/532915 | Superposition of waves using the cordic algorithm | Oct 6, 2003 | Abandoned |
Array
(
[id] => 411232
[patent_doc_number] => 07287051
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-10-23
[patent_title] => 'Multi-functional digital signal processing circuitry'
[patent_app_type] => utility
[patent_app_number] => 10/678201
[patent_app_country] => US
[patent_app_date] => 2003-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 8858
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/287/07287051.pdf
[firstpage_image] =>[orig_patent_app_number] => 10678201
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/678201 | Multi-functional digital signal processing circuitry | Oct 2, 2003 | Issued |
Array
(
[id] => 7287520
[patent_doc_number] => 20040147229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'High frequency signal construction method and apparatus'
[patent_app_type] => new
[patent_app_number] => 10/473800
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3714
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20040147229.pdf
[firstpage_image] =>[orig_patent_app_number] => 10473800
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/473800 | High frequency signal construction method and apparatus | Sep 29, 2003 | Abandoned |
Array
(
[id] => 7118631
[patent_doc_number] => 20050071416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'Low-power high-speed 4-2 compressor with minimized transistor count'
[patent_app_type] => utility
[patent_app_number] => 10/675811
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1626
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20050071416.pdf
[firstpage_image] =>[orig_patent_app_number] => 10675811
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/675811 | Low-power high-speed 4-2 compressor with minimized transistor count | Sep 29, 2003 | Issued |
Array
(
[id] => 7118602
[patent_doc_number] => 20050071399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-31
[patent_title] => 'PSEUDO-RANDOM BINARY SEQUENCE CHECKER WITH AUTOMATIC SYNCHRONIZATION'
[patent_app_type] => utility
[patent_app_number] => 10/605381
[patent_app_country] => US
[patent_app_date] => 2003-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5774
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20050071399.pdf
[firstpage_image] =>[orig_patent_app_number] => 10605381
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/605381 | Pseudo-random binary sequence checker with automatic synchronization | Sep 25, 2003 | Issued |
Array
(
[id] => 7441495
[patent_doc_number] => 20040210612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'Numerical calculation method, numerical calculator and numerical calculation program'
[patent_app_type] => new
[patent_app_number] => 10/670351
[patent_app_country] => US
[patent_app_date] => 2003-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3390
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20040210612.pdf
[firstpage_image] =>[orig_patent_app_number] => 10670351
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/670351 | Numerical calculation method, numerical calculator and numerical calculation program | Sep 25, 2003 | Abandoned |
Array
(
[id] => 5591279
[patent_doc_number] => 20060040731
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-23
[patent_title] => 'Method of uniforming physical random number and physical number generation device'
[patent_app_type] => utility
[patent_app_number] => 10/528910
[patent_app_country] => US
[patent_app_date] => 2003-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10688
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20060040731.pdf
[firstpage_image] =>[orig_patent_app_number] => 10528910
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/528910 | Method of uniforming physical random number and physical number generation device | Sep 24, 2003 | Issued |
Array
(
[id] => 450828
[patent_doc_number] => 07254600
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-07
[patent_title] => 'Masking of factorized data in a residue number system'
[patent_app_type] => utility
[patent_app_number] => 10/665801
[patent_app_country] => US
[patent_app_date] => 2003-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2747
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/254/07254600.pdf
[firstpage_image] =>[orig_patent_app_number] => 10665801
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/665801 | Masking of factorized data in a residue number system | Sep 17, 2003 | Issued |
Array
(
[id] => 7282113
[patent_doc_number] => 20040064490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Numeric value search apparatus and numeric value search method'
[patent_app_type] => new
[patent_app_number] => 10/663711
[patent_app_country] => US
[patent_app_date] => 2003-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9271
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064490.pdf
[firstpage_image] =>[orig_patent_app_number] => 10663711
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/663711 | Numeric value search apparatus and numeric value search method | Sep 16, 2003 | Issued |
Array
(
[id] => 7473085
[patent_doc_number] => 20040054706
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'Modular arithmetic apparatus and method having high-speed base conversion function'
[patent_app_type] => new
[patent_app_number] => 10/660679
[patent_app_country] => US
[patent_app_date] => 2003-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9486
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20040054706.pdf
[firstpage_image] =>[orig_patent_app_number] => 10660679
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/660679 | Modular arithmetic apparatus and method having high-speed base conversion function | Sep 11, 2003 | Issued |
Array
(
[id] => 5744385
[patent_doc_number] => 20060090111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-27
[patent_title] => 'Circuit for recursively calculating data'
[patent_app_type] => utility
[patent_app_number] => 10/528622
[patent_app_country] => US
[patent_app_date] => 2003-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6461
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20060090111.pdf
[firstpage_image] =>[orig_patent_app_number] => 10528622
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/528622 | Circuit for recursively calculating data | Sep 9, 2003 | Abandoned |
Array
(
[id] => 735655
[patent_doc_number] => 07043515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-09
[patent_title] => 'Methods and apparatus for modular reduction circuits'
[patent_app_type] => utility
[patent_app_number] => 10/654501
[patent_app_country] => US
[patent_app_date] => 2003-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11294
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/043/07043515.pdf
[firstpage_image] =>[orig_patent_app_number] => 10654501
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/654501 | Methods and apparatus for modular reduction circuits | Sep 2, 2003 | Issued |
Array
(
[id] => 378811
[patent_doc_number] => 07313585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-25
[patent_title] => 'Multiplier circuit'
[patent_app_type] => utility
[patent_app_number] => 10/652899
[patent_app_country] => US
[patent_app_date] => 2003-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 9781
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/313/07313585.pdf
[firstpage_image] =>[orig_patent_app_number] => 10652899
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/652899 | Multiplier circuit | Aug 29, 2003 | Issued |
Array
(
[id] => 832301
[patent_doc_number] => 07401109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-15
[patent_title] => 'Multiplication of multi-precision numbers having a size of a power of two'
[patent_app_type] => utility
[patent_app_number] => 10/636321
[patent_app_country] => US
[patent_app_date] => 2003-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 13958
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/401/07401109.pdf
[firstpage_image] =>[orig_patent_app_number] => 10636321
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/636321 | Multiplication of multi-precision numbers having a size of a power of two | Aug 5, 2003 | Issued |
Array
(
[id] => 355264
[patent_doc_number] => 07493355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-17
[patent_title] => 'Circuit configuration for averaging'
[patent_app_type] => utility
[patent_app_number] => 10/528588
[patent_app_country] => US
[patent_app_date] => 2003-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2910
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/493/07493355.pdf
[firstpage_image] =>[orig_patent_app_number] => 10528588
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/528588 | Circuit configuration for averaging | Jul 30, 2003 | Issued |