Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 378805
[patent_doc_number] => 07313584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-12-25
[patent_title] => 'Increased precision in the computation of a reciprocal square root'
[patent_app_type] => utility
[patent_app_number] => 10/632362
[patent_app_country] => US
[patent_app_date] => 2003-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5765
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/313/07313584.pdf
[firstpage_image] =>[orig_patent_app_number] => 10632362
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/632362 | Increased precision in the computation of a reciprocal square root | Jul 30, 2003 | Issued |
Array
(
[id] => 465505
[patent_doc_number] => 07243118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-10
[patent_title] => 'Method and apparatus for efficient derivation of modulo arithmetic for frequency selection'
[patent_app_type] => utility
[patent_app_number] => 10/630122
[patent_app_country] => US
[patent_app_date] => 2003-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 6368
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/243/07243118.pdf
[firstpage_image] =>[orig_patent_app_number] => 10630122
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/630122 | Method and apparatus for efficient derivation of modulo arithmetic for frequency selection | Jul 29, 2003 | Issued |
Array
(
[id] => 7159466
[patent_doc_number] => 20050027775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-03
[patent_title] => 'Methods and apparatus for extracting integer remainders'
[patent_app_type] => utility
[patent_app_number] => 10/628811
[patent_app_country] => US
[patent_app_date] => 2003-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6036
[patent_no_of_claims] => 77
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20050027775.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628811
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628811 | Methods and apparatus for extracting integer remainders | Jul 27, 2003 | Issued |
Array
(
[id] => 757309
[patent_doc_number] => 07024446
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-04
[patent_title] => 'Circuitry for arithmetically accumulating a succession of arithmetic values'
[patent_app_type] => utility
[patent_app_number] => 10/625093
[patent_app_country] => US
[patent_app_date] => 2003-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 10542
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/024/07024446.pdf
[firstpage_image] =>[orig_patent_app_number] => 10625093
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/625093 | Circuitry for arithmetically accumulating a succession of arithmetic values | Jul 21, 2003 | Issued |
Array
(
[id] => 1011229
[patent_doc_number] => 06901420
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-31
[patent_title] => 'Method and apparatus for performing packed shift operations'
[patent_app_type] => utility
[patent_app_number] => 10/623062
[patent_app_country] => US
[patent_app_date] => 2003-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 13314
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/901/06901420.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623062
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623062 | Method and apparatus for performing packed shift operations | Jul 17, 2003 | Issued |
Array
(
[id] => 7091569
[patent_doc_number] => 20050010625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Method and apparatus for generation of arbitrary mono-cycle waveforms'
[patent_app_type] => utility
[patent_app_number] => 10/616672
[patent_app_country] => US
[patent_app_date] => 2003-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3748
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010625.pdf
[firstpage_image] =>[orig_patent_app_number] => 10616672
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/616672 | Method and apparatus for generation of arbitrary mono-cycle waveforms | Jul 9, 2003 | Issued |
Array
(
[id] => 7281897
[patent_doc_number] => 20040064274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-01
[patent_title] => 'Residue calculating unit immune to power analysis'
[patent_app_type] => new
[patent_app_number] => 10/614831
[patent_app_country] => US
[patent_app_date] => 2003-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11854
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20040064274.pdf
[firstpage_image] =>[orig_patent_app_number] => 10614831
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/614831 | Residue calculating unit immune to power analysis | Jul 8, 2003 | Issued |
Array
(
[id] => 5803076
[patent_doc_number] => 20060036665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Data processing circuit'
[patent_app_type] => utility
[patent_app_number] => 10/522463
[patent_app_country] => US
[patent_app_date] => 2003-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4311
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20060036665.pdf
[firstpage_image] =>[orig_patent_app_number] => 10522463
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/522463 | Data processing circuit | Jul 8, 2003 | Issued |
Array
(
[id] => 107255
[patent_doc_number] => 07725515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Digital filter for reducting blocking artifacts in images'
[patent_app_type] => utility
[patent_app_number] => 10/522084
[patent_app_country] => US
[patent_app_date] => 2003-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 4686
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/725/07725515.pdf
[firstpage_image] =>[orig_patent_app_number] => 10522084
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/522084 | Digital filter for reducting blocking artifacts in images | Jul 7, 2003 | Issued |
Array
(
[id] => 7439324
[patent_doc_number] => 20040162864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'System and method for generating pseudo-random numbers'
[patent_app_type] => new
[patent_app_number] => 10/614220
[patent_app_country] => US
[patent_app_date] => 2003-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1787
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0162/20040162864.pdf
[firstpage_image] =>[orig_patent_app_number] => 10614220
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/614220 | System and method for generating pseudo-random numbers | Jul 7, 2003 | Abandoned |
Array
(
[id] => 7062849
[patent_doc_number] => 20050004957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'Single instruction multiple data implementations of finite impulse response filters'
[patent_app_type] => utility
[patent_app_number] => 10/613912
[patent_app_country] => US
[patent_app_date] => 2003-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 16992
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20050004957.pdf
[firstpage_image] =>[orig_patent_app_number] => 10613912
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/613912 | Single instruction multiple data implementations of finite impulse response filters | Jul 4, 2003 | Abandoned |
Array
(
[id] => 8426
[patent_doc_number] => 07818356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-19
[patent_title] => 'Bitstream buffer manipulation with a SIMD merge instruction'
[patent_app_type] => utility
[patent_app_number] => 10/612542
[patent_app_country] => US
[patent_app_date] => 2003-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 13911
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/818/07818356.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612542
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612542 | Bitstream buffer manipulation with a SIMD merge instruction | Jun 30, 2003 | Issued |
Array
(
[id] => 96899
[patent_doc_number] => 07739319
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-15
[patent_title] => 'Method and apparatus for parallel table lookup using SIMD instructions'
[patent_app_type] => utility
[patent_app_number] => 10/612592
[patent_app_country] => US
[patent_app_date] => 2003-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 43
[patent_no_of_words] => 20224
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/739/07739319.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612592
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612592 | Method and apparatus for parallel table lookup using SIMD instructions | Jun 30, 2003 | Issued |
Array
(
[id] => 7062864
[patent_doc_number] => 20050004964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'System for frequency-domain scaling for discrete cosine transform'
[patent_app_type] => utility
[patent_app_number] => 10/612202
[patent_app_country] => US
[patent_app_date] => 2003-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3829
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20050004964.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612202
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612202 | System for frequency-domain scaling for discrete cosine transform | Jun 30, 2003 | Issued |
Array
(
[id] => 839681
[patent_doc_number] => 07395302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-01
[patent_title] => 'Method and apparatus for performing horizontal addition and subtraction'
[patent_app_type] => utility
[patent_app_number] => 10/610784
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 37
[patent_no_of_words] => 12236
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/395/07395302.pdf
[firstpage_image] =>[orig_patent_app_number] => 10610784
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/610784 | Method and apparatus for performing horizontal addition and subtraction | Jun 29, 2003 | Issued |
Array
(
[id] => 904572
[patent_doc_number] => 07340495
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-04
[patent_title] => 'Superior misaligned memory load and copy using merge hardware'
[patent_app_type] => utility
[patent_app_number] => 10/611379
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 25
[patent_no_of_words] => 17290
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/340/07340495.pdf
[firstpage_image] =>[orig_patent_app_number] => 10611379
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/611379 | Superior misaligned memory load and copy using merge hardware | Jun 29, 2003 | Issued |
Array
(
[id] => 7474011
[patent_doc_number] => 20040054878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'Method and apparatus for rearranging data between multiple registers'
[patent_app_type] => new
[patent_app_number] => 10/612061
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 20369
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20040054878.pdf
[firstpage_image] =>[orig_patent_app_number] => 10612061
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/612061 | Method and apparatus for rearranging data between multiple registers | Jun 29, 2003 | Issued |
Array
(
[id] => 839655
[patent_doc_number] => 07395298
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-01
[patent_title] => 'Method and apparatus for performing multiply-add operations on packed data'
[patent_app_type] => utility
[patent_app_number] => 10/611621
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 24
[patent_no_of_words] => 15844
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/395/07395298.pdf
[firstpage_image] =>[orig_patent_app_number] => 10611621
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/611621 | Method and apparatus for performing multiply-add operations on packed data | Jun 29, 2003 | Issued |
Array
(
[id] => 7232700
[patent_doc_number] => 20040073589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-15
[patent_title] => 'Method and apparatus for performing multiply-add operations on packed byte data'
[patent_app_type] => new
[patent_app_number] => 10/610831
[patent_app_country] => US
[patent_app_date] => 2003-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 15580
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20040073589.pdf
[firstpage_image] =>[orig_patent_app_number] => 10610831
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/610831 | Method and apparatus for performing multiply-add operations on packed byte data | Jun 29, 2003 | Issued |
Array
(
[id] => 7446824
[patent_doc_number] => 20040267842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Device with dB-to-linear gain conversion'
[patent_app_type] => new
[patent_app_number] => 10/603030
[patent_app_country] => US
[patent_app_date] => 2003-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7307
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20040267842.pdf
[firstpage_image] =>[orig_patent_app_number] => 10603030
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/603030 | Device with dB-to-linear gain conversion | Jun 23, 2003 | Issued |