Richard L Schilling

Array ( [id] => 5782294 [patent_doc_number] => 20060203545 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-14 [patent_title] => 'Memory Sensing Circuit and Method for Low Voltage Operation' [patent_app_type] => utility [patent_app_number] => 11/383247 [patent_app_country] => US [patent_app_date] => 2006-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 19969 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20060203545.pdf [firstpage_image] =>[orig_patent_app_number] => 11383247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 405552 [patent_doc_number] => 07289387 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-30 [patent_title] => 'Wordline decoder of non-volatile memory device using HPMOS' [patent_app_type] => utility [patent_app_number] => 11/383064 [patent_app_country] => US [patent_app_date] => 2006-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3696 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/289/07289387.pdf [firstpage_image] =>[orig_patent_app_number] => 11383064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5203689 [patent_doc_number] => 20070025168 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'METHOD FOR TESTING MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/382738 [patent_app_country] => US [patent_app_date] => 2006-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6131 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20070025168.pdf [firstpage_image] =>[orig_patent_app_number] => 11382738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 597337 [patent_doc_number] => 07436709 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'NAND flash memory with boosting' [patent_app_type] => utility [patent_app_number] => 11/381865 [patent_app_country] => US [patent_app_date] => 2006-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 9691 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436709.pdf [firstpage_image] =>[orig_patent_app_number] => 11381865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 588272 [patent_doc_number] => 07457149 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-25 [patent_title] => 'Methods and apparatus for thermally assisted programming of a magnetic memory device' [patent_app_type] => utility [patent_app_number] => 11/381939 [patent_app_country] => US [patent_app_date] => 2006-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 4605 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/457/07457149.pdf [firstpage_image] =>[orig_patent_app_number] => 11381939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5698774 [patent_doc_number] => 20060215458 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-28 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/417248 [patent_app_country] => US [patent_app_date] => 2006-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 45 [patent_no_of_words] => 28736 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20060215458.pdf [firstpage_image] =>[orig_patent_app_number] => 11417248 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5223990 [patent_doc_number] => 20070253256 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-01 [patent_title] => 'Memory voltage cycle adjustment' [patent_app_type] => utility [patent_app_number] => 11/414966 [patent_app_country] => US [patent_app_date] => 2006-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7796 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20070253256.pdf [firstpage_image] =>[orig_patent_app_number] => 11414966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 413358 [patent_doc_number] => 07283419 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-16 [patent_title] => 'Integrated semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/414554 [patent_app_country] => US [patent_app_date] => 2006-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5360 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/283/07283419.pdf [firstpage_image] =>[orig_patent_app_number] => 11414554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 919739 [patent_doc_number] => 07324383 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-29 [patent_title] => 'Selective slow programming convergence in a flash memory device' [patent_app_type] => utility [patent_app_number] => 11/414982 [patent_app_country] => US [patent_app_date] => 2006-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3707 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/324/07324383.pdf [firstpage_image] =>[orig_patent_app_number] => 11414982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 800989 [patent_doc_number] => 07426142 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-09-16 [patent_title] => 'Device and method for sensing programming status of non-volatile memory elements' [patent_app_type] => utility [patent_app_number] => 11/415694 [patent_app_country] => US [patent_app_date] => 2006-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 5844 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/426/07426142.pdf [firstpage_image] =>[orig_patent_app_number] => 11415694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4969870 [patent_doc_number] => 20070109872 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'SINGLE-POLY NON-VOLATILE MEMORY DEVICE AND ITS OPERATION METHOD' [patent_app_type] => utility [patent_app_number] => 11/380662 [patent_app_country] => US [patent_app_date] => 2006-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6166 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20070109872.pdf [firstpage_image] =>[orig_patent_app_number] => 11380662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5223978 [patent_doc_number] => 20070253244 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-01 [patent_title] => 'Magnetic random access memory' [patent_app_type] => utility [patent_app_number] => 11/380777 [patent_app_country] => US [patent_app_date] => 2006-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3346 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20070253244.pdf [firstpage_image] =>[orig_patent_app_number] => 11380777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5246290 [patent_doc_number] => 20070242524 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-18 [patent_title] => 'Reducing the impact of program disturb' [patent_app_type] => utility [patent_app_number] => 11/414758 [patent_app_country] => US [patent_app_date] => 2006-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 14307 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20070242524.pdf [firstpage_image] =>[orig_patent_app_number] => 11414758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 815046 [patent_doc_number] => 07414899 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-19 [patent_title] => 'Method and apparatus for early write termination in a semiconductor memory' [patent_app_type] => utility [patent_app_number] => 11/414570 [patent_app_country] => US [patent_app_date] => 2006-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7069 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/414/07414899.pdf [firstpage_image] =>[orig_patent_app_number] => 11414570 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5681940 [patent_doc_number] => 20060198210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-07 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/401261 [patent_app_country] => US [patent_app_date] => 2006-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 12264 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0198/20060198210.pdf [firstpage_image] =>[orig_patent_app_number] => 11401261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7602618 [patent_doc_number] => 07236419 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-26 [patent_title] => 'Microcomputer and microprocessor having flash memory operable from single external power supply' [patent_app_type] => utility [patent_app_number] => 11/365499 [patent_app_country] => US [patent_app_date] => 2006-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 31 [patent_no_of_words] => 14543 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/236/07236419.pdf [firstpage_image] =>[orig_patent_app_number] => 11365499 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5675962 [patent_doc_number] => 20060181317 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Resistive memory device having resistor part for controlling switching window' [patent_app_type] => utility [patent_app_number] => 11/353006 [patent_app_country] => US [patent_app_date] => 2006-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3732 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20060181317.pdf [firstpage_image] =>[orig_patent_app_number] => 11353006 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 459705 [patent_doc_number] => 07245554 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-17 [patent_title] => 'Integrated semiconductor memory with clock-synchronous access control' [patent_app_type] => utility [patent_app_number] => 11/352393 [patent_app_country] => US [patent_app_date] => 2006-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 8926 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/245/07245554.pdf [firstpage_image] =>[orig_patent_app_number] => 11352393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5856377 [patent_doc_number] => 20060227602 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-12 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/352363 [patent_app_country] => US [patent_app_date] => 2006-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6412 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20060227602.pdf [firstpage_image] =>[orig_patent_app_number] => 11352363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 858840 [patent_doc_number] => 07376036 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-20 [patent_title] => 'Semiconductor device including fuse and method for testing the same capable of suppressing erroneous determination' [patent_app_type] => utility [patent_app_number] => 11/350112 [patent_app_country] => US [patent_app_date] => 2006-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 6001 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/376/07376036.pdf [firstpage_image] =>[orig_patent_app_number] => 11350112 [rel_patent_id] =>[rel_patent_doc_number] =>)