Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6181673
[patent_doc_number] => 20020157066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-24
[patent_title] => 'Reconfigurable processor devices'
[patent_app_type] => new
[patent_app_number] => 09/997176
[patent_app_country] => US
[patent_app_date] => 2001-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12038
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20020157066.pdf
[firstpage_image] =>[orig_patent_app_number] => 09997176
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/997176 | Reconfigurable processor devices | Nov 27, 2001 | Issued |
Array
(
[id] => 6065891
[patent_doc_number] => 20020032711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-14
[patent_title] => 'Multiplication module, multiplicative inverse arithmetic circuit, multiplicative inverse arithmetic control method, apparatus employing multiplicative inverse arithmetic circuit, and cryptographic apparatus and error correction decoder therefor'
[patent_app_type] => new
[patent_app_number] => 09/990021
[patent_app_country] => US
[patent_app_date] => 2001-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9023
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20020032711.pdf
[firstpage_image] =>[orig_patent_app_number] => 09990021
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/990021 | MULTIPLICATION MODULE, MULTIPLICATIVE INVERSE ARITHMETIC CIRCUIT, MULTIPLICATIVE INVERSE ARITHMETIC CONTROL METHOD, APPARATUS EMPLOYING MULTIPLICATIVE INVERSE ARITHMETIC CIRCUIT, AND CRYPTOGRAPHIC APPARATUS AND ERROR CORRECTION DECODER THEREFOR | Nov 20, 2001 | Issued |
Array
(
[id] => 1097105
[patent_doc_number] => 06826587
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-30
[patent_title] => 'Complex number multiplier'
[patent_app_type] => B1
[patent_app_number] => 09/979283
[patent_app_country] => US
[patent_app_date] => 2001-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3979
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/826/06826587.pdf
[firstpage_image] =>[orig_patent_app_number] => 09979283
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/979283 | Complex number multiplier | Nov 19, 2001 | Issued |
Array
(
[id] => 284170
[patent_doc_number] => RE040803
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2009-06-23
[patent_title] => 'Complex number multiplier'
[patent_app_type] => reissue
[patent_app_number] => 11/606325
[patent_app_country] => US
[patent_app_date] => 2001-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4143
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/040/RE040803.pdf
[firstpage_image] =>[orig_patent_app_number] => 11606325
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/606325 | Complex number multiplier | Nov 19, 2001 | Issued |
Array
(
[id] => 765772
[patent_doc_number] => 07013319
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-14
[patent_title] => 'Digital filter methods and structures for increased processing rates'
[patent_app_type] => utility
[patent_app_number] => 09/989283
[patent_app_country] => US
[patent_app_date] => 2001-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3335
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/013/07013319.pdf
[firstpage_image] =>[orig_patent_app_number] => 09989283
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/989283 | Digital filter methods and structures for increased processing rates | Nov 19, 2001 | Issued |
Array
(
[id] => 7618551
[patent_doc_number] => 06944638
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-09-13
[patent_title] => 'Medication dosage calculator'
[patent_app_type] => utility
[patent_app_number] => 09/992793
[patent_app_country] => US
[patent_app_date] => 2001-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4534
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/944/06944638.pdf
[firstpage_image] =>[orig_patent_app_number] => 09992793
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/992793 | Medication dosage calculator | Nov 13, 2001 | Issued |
Array
(
[id] => 771056
[patent_doc_number] => 07010559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-07
[patent_title] => 'Method and apparatus for a parallel correlator and applications thereof'
[patent_app_type] => utility
[patent_app_number] => 09/987193
[patent_app_country] => US
[patent_app_date] => 2001-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6896
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/010/07010559.pdf
[firstpage_image] =>[orig_patent_app_number] => 09987193
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/987193 | Method and apparatus for a parallel correlator and applications thereof | Nov 12, 2001 | Issued |
Array
(
[id] => 954992
[patent_doc_number] => 06959317
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-10-25
[patent_title] => 'Method and apparatus for increasing processing performance of pipelined averaging filters'
[patent_app_type] => utility
[patent_app_number] => 10/010713
[patent_app_country] => US
[patent_app_date] => 2001-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2685
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/959/06959317.pdf
[firstpage_image] =>[orig_patent_app_number] => 10010713
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/010713 | Method and apparatus for increasing processing performance of pipelined averaging filters | Nov 8, 2001 | Issued |
Array
(
[id] => 782084
[patent_doc_number] => 06996598
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-07
[patent_title] => 'Calculation circuit for the division of a fixed-point signal'
[patent_app_type] => utility
[patent_app_number] => 10/040263
[patent_app_country] => US
[patent_app_date] => 2001-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3603
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/996/06996598.pdf
[firstpage_image] =>[orig_patent_app_number] => 10040263
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/040263 | Calculation circuit for the division of a fixed-point signal | Nov 8, 2001 | Issued |
Array
(
[id] => 6793258
[patent_doc_number] => 20030088602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-08
[patent_title] => 'High-speed computation in arithmetic logic circuit'
[patent_app_type] => new
[patent_app_number] => 10/005551
[patent_app_country] => US
[patent_app_date] => 2001-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7116
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0088/20030088602.pdf
[firstpage_image] =>[orig_patent_app_number] => 10005551
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/005551 | High-speed computation in arithmetic logic circuit | Nov 7, 2001 | Abandoned |
Array
(
[id] => 6510427
[patent_doc_number] => 20020191688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'Adaptive line enhancer'
[patent_app_type] => new
[patent_app_number] => 10/015893
[patent_app_country] => US
[patent_app_date] => 2001-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4541
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20020191688.pdf
[firstpage_image] =>[orig_patent_app_number] => 10015893
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/015893 | Adaptive line enhancer | Oct 31, 2001 | Issued |
Array
(
[id] => 684351
[patent_doc_number] => 07085795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-01
[patent_title] => 'Apparatus and method for efficient filtering and convolution of content data'
[patent_app_type] => utility
[patent_app_number] => 09/952891
[patent_app_country] => US
[patent_app_date] => 2001-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 7898
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/085/07085795.pdf
[firstpage_image] =>[orig_patent_app_number] => 09952891
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/952891 | Apparatus and method for efficient filtering and convolution of content data | Oct 28, 2001 | Issued |
Array
(
[id] => 7603704
[patent_doc_number] => 07117234
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-03
[patent_title] => 'Waveform generator for use in IQ modulation'
[patent_app_type] => utility
[patent_app_number] => 10/433750
[patent_app_country] => US
[patent_app_date] => 2001-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 1959
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/117/07117234.pdf
[firstpage_image] =>[orig_patent_app_number] => 10433750
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/433750 | Waveform generator for use in IQ modulation | Oct 21, 2001 | Issued |
Array
(
[id] => 6660886
[patent_doc_number] => 20030135530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-17
[patent_title] => 'Flexible galois field multiplier'
[patent_app_type] => new
[patent_app_number] => 10/032742
[patent_app_country] => US
[patent_app_date] => 2001-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11574
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20030135530.pdf
[firstpage_image] =>[orig_patent_app_number] => 10032742
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/032742 | Flexible galois field multiplier | Oct 21, 2001 | Issued |
Array
(
[id] => 978416
[patent_doc_number] => 06934729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-23
[patent_title] => 'Method and system for performing shift operations'
[patent_app_type] => utility
[patent_app_number] => 09/981902
[patent_app_country] => US
[patent_app_date] => 2001-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2425
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/934/06934729.pdf
[firstpage_image] =>[orig_patent_app_number] => 09981902
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/981902 | Method and system for performing shift operations | Oct 17, 2001 | Issued |
Array
(
[id] => 757293
[patent_doc_number] => 07024441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-04-04
[patent_title] => 'Performance optimized approach for efficient numerical computations'
[patent_app_type] => utility
[patent_app_number] => 09/970612
[patent_app_country] => US
[patent_app_date] => 2001-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5115
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/024/07024441.pdf
[firstpage_image] =>[orig_patent_app_number] => 09970612
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/970612 | Performance optimized approach for efficient numerical computations | Oct 2, 2001 | Issued |
Array
(
[id] => 959824
[patent_doc_number] => 06954773
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-11
[patent_title] => 'Providing an adder with a conversion circuit in a slack propagation path'
[patent_app_type] => utility
[patent_app_number] => 09/966022
[patent_app_country] => US
[patent_app_date] => 2001-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4571
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/954/06954773.pdf
[firstpage_image] =>[orig_patent_app_number] => 09966022
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/966022 | Providing an adder with a conversion circuit in a slack propagation path | Sep 27, 2001 | Issued |
Array
(
[id] => 6961799
[patent_doc_number] => 20050216541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'Non-uniform filter bank implementation'
[patent_app_type] => utility
[patent_app_number] => 10/490727
[patent_app_country] => US
[patent_app_date] => 2001-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3770
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0216/20050216541.pdf
[firstpage_image] =>[orig_patent_app_number] => 10490727
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/490727 | Non-uniform filter bank implementation | Sep 27, 2001 | Issued |
Array
(
[id] => 725606
[patent_doc_number] => 07051060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-23
[patent_title] => 'Operand conversion optimization'
[patent_app_type] => utility
[patent_app_number] => 09/966701
[patent_app_country] => US
[patent_app_date] => 2001-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 4167
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/051/07051060.pdf
[firstpage_image] =>[orig_patent_app_number] => 09966701
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/966701 | Operand conversion optimization | Sep 27, 2001 | Issued |
Array
(
[id] => 6777049
[patent_doc_number] => 20030048129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'Time varying filter with zero and/or pole migration'
[patent_app_type] => new
[patent_app_number] => 09/966802
[patent_app_country] => US
[patent_app_date] => 2001-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3694
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20030048129.pdf
[firstpage_image] =>[orig_patent_app_number] => 09966802
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/966802 | Time varying filter with zero and/or pole migration | Sep 27, 2001 | Abandoned |