Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6348235
[patent_doc_number] => 20020035586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-03-21
[patent_title] => 'Method and apparatus for generating numbers'
[patent_app_type] => new
[patent_app_number] => 09/734181
[patent_app_country] => US
[patent_app_date] => 2000-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 3979
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 16
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20020035586.pdf
[firstpage_image] =>[orig_patent_app_number] => 09734181
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/734181 | Method and apparatus for generating numbers | Dec 11, 2000 | Issued |
Array
(
[id] => 6206005
[patent_doc_number] => 20020070781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-13
[patent_title] => 'Pipelined compressor circuit'
[patent_app_type] => new
[patent_app_number] => 09/733482
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5127
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20020070781.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733482
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733482 | Pipelined compressor circuit | Dec 7, 2000 | Issued |
Array
(
[id] => 6211256
[patent_doc_number] => 20020073127
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-13
[patent_title] => 'Circuit for determining the number of logical one values on a data bus'
[patent_app_type] => new
[patent_app_number] => 09/733661
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5264
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20020073127.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733661
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733661 | Circuit for determining the number of logical one values on a data bus | Dec 7, 2000 | Issued |
Array
(
[id] => 7631646
[patent_doc_number] => 06665691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-12-16
[patent_title] => 'Circuit for detecting numbers equal to a power of two on a data bus'
[patent_app_type] => B2
[patent_app_number] => 09/733130
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 7139
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/665/06665691.pdf
[firstpage_image] =>[orig_patent_app_number] => 09733130
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/733130 | Circuit for detecting numbers equal to a power of two on a data bus | Dec 7, 2000 | Issued |
Array
(
[id] => 6563135
[patent_doc_number] => 20020111977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-15
[patent_title] => 'Hardware assist for data block diagonal mirror image transformation'
[patent_app_type] => new
[patent_app_number] => 09/732972
[patent_app_country] => US
[patent_app_date] => 2000-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9590
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20020111977.pdf
[firstpage_image] =>[orig_patent_app_number] => 09732972
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/732972 | Hardware assist for data block diagonal mirror image transformation | Dec 7, 2000 | Issued |
Array
(
[id] => 6098758
[patent_doc_number] => 20020052904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'Limit-cycle-absent allpass filter lattice structure'
[patent_app_type] => new
[patent_app_number] => 09/725663
[patent_app_country] => US
[patent_app_date] => 2000-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2088
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20020052904.pdf
[firstpage_image] =>[orig_patent_app_number] => 09725663
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/725663 | Limit-cycle-absent allpass filter lattice structure | Nov 28, 2000 | Issued |
Array
(
[id] => 1242954
[patent_doc_number] => 06684235
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-27
[patent_title] => 'One-dimensional wavelet system and method'
[patent_app_type] => B1
[patent_app_number] => 09/724662
[patent_app_country] => US
[patent_app_date] => 2000-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 3780
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/684/06684235.pdf
[firstpage_image] =>[orig_patent_app_number] => 09724662
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/724662 | One-dimensional wavelet system and method | Nov 27, 2000 | Issued |
Array
(
[id] => 7622443
[patent_doc_number] => 06687723
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-03
[patent_title] => 'Tri-mode adaptive filter and method'
[patent_app_type] => B1
[patent_app_number] => 09/718391
[patent_app_country] => US
[patent_app_date] => 2000-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4779
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/687/06687723.pdf
[firstpage_image] =>[orig_patent_app_number] => 09718391
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/718391 | Tri-mode adaptive filter and method | Nov 23, 2000 | Issued |
Array
(
[id] => 1248693
[patent_doc_number] => 06678708
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-13
[patent_title] => 'Method and apparatus for two-dimensional separable symmetric filtering'
[patent_app_type] => B1
[patent_app_number] => 09/713663
[patent_app_country] => US
[patent_app_date] => 2000-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5993
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/678/06678708.pdf
[firstpage_image] =>[orig_patent_app_number] => 09713663
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/713663 | Method and apparatus for two-dimensional separable symmetric filtering | Nov 14, 2000 | Issued |
Array
(
[id] => 265425
[patent_doc_number] => 07571199
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-08-04
[patent_title] => 'Method and apparatus for generating random numbers'
[patent_app_type] => utility
[patent_app_number] => 09/714781
[patent_app_country] => US
[patent_app_date] => 2000-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3808
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/571/07571199.pdf
[firstpage_image] =>[orig_patent_app_number] => 09714781
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/714781 | Method and apparatus for generating random numbers | Nov 14, 2000 | Issued |
Array
(
[id] => 1323568
[patent_doc_number] => 06611857
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Method and system for reducing power in a parallel-architecture multiplier'
[patent_app_type] => B1
[patent_app_number] => 09/713583
[patent_app_country] => US
[patent_app_date] => 2000-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3259
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/611/06611857.pdf
[firstpage_image] =>[orig_patent_app_number] => 09713583
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/713583 | Method and system for reducing power in a parallel-architecture multiplier | Nov 14, 2000 | Issued |
Array
(
[id] => 1217962
[patent_doc_number] => 06711596
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-23
[patent_title] => 'Method and apparatus for determining the approximate valve of a logarithmic function'
[patent_app_type] => B1
[patent_app_number] => 09/700353
[patent_app_country] => US
[patent_app_date] => 2000-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2814
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/711/06711596.pdf
[firstpage_image] =>[orig_patent_app_number] => 09700353
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/700353 | Method and apparatus for determining the approximate valve of a logarithmic function | Nov 12, 2000 | Issued |
Array
(
[id] => 7633176
[patent_doc_number] => 06658444
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Method and apparatus for performing a mask-driven interval division operation'
[patent_app_type] => B1
[patent_app_number] => 09/710453
[patent_app_country] => US
[patent_app_date] => 2000-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4741
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 16
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/658/06658444.pdf
[firstpage_image] =>[orig_patent_app_number] => 09710453
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/710453 | Method and apparatus for performing a mask-driven interval division operation | Nov 8, 2000 | Issued |
Array
(
[id] => 1242953
[patent_doc_number] => 06684234
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-27
[patent_title] => 'Method for filtering a digital signal sequence'
[patent_app_type] => B1
[patent_app_number] => 09/710412
[patent_app_country] => US
[patent_app_date] => 2000-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2963
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/684/06684234.pdf
[firstpage_image] =>[orig_patent_app_number] => 09710412
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/710412 | Method for filtering a digital signal sequence | Nov 8, 2000 | Issued |
Array
(
[id] => 1271443
[patent_doc_number] => 06662201
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-09
[patent_title] => 'Modular arithmetic apparatus and method having high-speed base conversion function'
[patent_app_type] => B1
[patent_app_number] => 09/699481
[patent_app_country] => US
[patent_app_date] => 2000-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 9279
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/662/06662201.pdf
[firstpage_image] =>[orig_patent_app_number] => 09699481
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/699481 | Modular arithmetic apparatus and method having high-speed base conversion function | Oct 30, 2000 | Issued |
Array
(
[id] => 1217979
[patent_doc_number] => 06711602
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-23
[patent_title] => 'Data processor with flexible multiply unit'
[patent_app_type] => B1
[patent_app_number] => 09/703093
[patent_app_country] => US
[patent_app_date] => 2000-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 30
[patent_no_of_words] => 13061
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/711/06711602.pdf
[firstpage_image] =>[orig_patent_app_number] => 09703093
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/703093 | Data processor with flexible multiply unit | Oct 30, 2000 | Issued |
Array
(
[id] => 1233837
[patent_doc_number] => 06697829
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-24
[patent_title] => 'Method of and apparatus for generating random numbers'
[patent_app_type] => B1
[patent_app_number] => 09/622091
[patent_app_country] => US
[patent_app_date] => 2000-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3438
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/697/06697829.pdf
[firstpage_image] =>[orig_patent_app_number] => 09622091
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/622091 | Method of and apparatus for generating random numbers | Oct 29, 2000 | Issued |
Array
(
[id] => 1242950
[patent_doc_number] => 06684232
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-27
[patent_title] => 'Method and predictor for streamlining execution of convert-to-integer operations'
[patent_app_type] => B1
[patent_app_number] => 09/696911
[patent_app_country] => US
[patent_app_date] => 2000-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/684/06684232.pdf
[firstpage_image] =>[orig_patent_app_number] => 09696911
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/696911 | Method and predictor for streamlining execution of convert-to-integer operations | Oct 25, 2000 | Issued |
Array
(
[id] => 1250164
[patent_doc_number] => 06675188
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-06
[patent_title] => 'Counter control apparatus and control method thereof'
[patent_app_type] => B1
[patent_app_number] => 09/696823
[patent_app_country] => US
[patent_app_date] => 2000-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1982
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/675/06675188.pdf
[firstpage_image] =>[orig_patent_app_number] => 09696823
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/696823 | Counter control apparatus and control method thereof | Oct 25, 2000 | Issued |
Array
(
[id] => 1236050
[patent_doc_number] => 06694342
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-17
[patent_title] => 'Scaled forward and inverse discrete cosine transform and video compression/decompression systems employing the same'
[patent_app_type] => B1
[patent_app_number] => 09/690351
[patent_app_country] => US
[patent_app_date] => 2000-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7763
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/694/06694342.pdf
[firstpage_image] =>[orig_patent_app_number] => 09690351
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/690351 | Scaled forward and inverse discrete cosine transform and video compression/decompression systems employing the same | Oct 15, 2000 | Issued |