Richard L Schilling

Array ( [id] => 7622440 [patent_doc_number] => 06687726 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-03 [patent_title] => 'Apparatus for multiplication by constant factors for video compression method (MPEG)' [patent_app_type] => B1 [patent_app_number] => 09/596891 [patent_app_country] => US [patent_app_date] => 2000-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1911 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/687/06687726.pdf [firstpage_image] =>[orig_patent_app_number] => 09596891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1346989 [patent_doc_number] => 06598061 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'System and method for performing modular multiplication' [patent_app_type] => B1 [patent_app_number] => 09/594081 [patent_app_country] => US [patent_app_date] => 2000-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 6719 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/598/06598061.pdf [firstpage_image] =>[orig_patent_app_number] => 09594081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4403241 [patent_doc_number] => 06263355 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Non-linear model predictive control method for controlling a gas-phase reactor including a rapid noise filter and method therefor' [patent_app_type] => 1 [patent_app_number] => 9/588623 [patent_app_country] => US [patent_app_date] => 2000-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 48 [patent_no_of_words] => 15026 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/263/06263355.pdf [firstpage_image] =>[orig_patent_app_number] => 588623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1394142 [patent_doc_number] => 06567834 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-20 [patent_title] => 'Implementation of multipliers in programmable arrays' [patent_app_type] => B1 [patent_app_number] => 09/555624 [patent_app_country] => US [patent_app_date] => 2000-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 9996 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/567/06567834.pdf [firstpage_image] =>[orig_patent_app_number] => 09555624 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1376112 [patent_doc_number] => 06578063 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => '5-to-2 binary adder' [patent_app_type] => B1 [patent_app_number] => 09/584893 [patent_app_country] => US [patent_app_date] => 2000-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1918 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/578/06578063.pdf [firstpage_image] =>[orig_patent_app_number] => 09584893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1346999 [patent_doc_number] => 06598062 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Ram based processing engine for simultaneous sum of products computation' [patent_app_type] => B1 [patent_app_number] => 09/584073 [patent_app_country] => US [patent_app_date] => 2000-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2157 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/598/06598062.pdf [firstpage_image] =>[orig_patent_app_number] => 09584073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1324284 [patent_doc_number] => 06615228 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-02 [patent_title] => 'Selection based rounding system and method for floating point operations' [patent_app_type] => B1 [patent_app_number] => 09/583362 [patent_app_country] => US [patent_app_date] => 2000-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4762 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/615/06615228.pdf [firstpage_image] =>[orig_patent_app_number] => 09583362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1347039 [patent_doc_number] => 06598066 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-22 [patent_title] => 'Fast carry-out generation' [patent_app_type] => B1 [patent_app_number] => 09/577211 [patent_app_country] => US [patent_app_date] => 2000-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3874 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/598/06598066.pdf [firstpage_image] =>[orig_patent_app_number] => 09577211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1310712 [patent_doc_number] => 06625629 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-23 [patent_title] => 'System and method for signal processing using an improved convolution technique' [patent_app_type] => B1 [patent_app_number] => 09/577171 [patent_app_country] => US [patent_app_date] => 2000-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 8089 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/625/06625629.pdf [firstpage_image] =>[orig_patent_app_number] => 09577171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1242952 [patent_doc_number] => 06684233 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-27 [patent_title] => 'Adaptive filter, control method of adaptive filter and storage medium storing therein program thereof' [patent_app_type] => B1 [patent_app_number] => 09/573184 [patent_app_country] => US [patent_app_date] => 2000-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3044 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/684/06684233.pdf [firstpage_image] =>[orig_patent_app_number] => 09573184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1365616 [patent_doc_number] => 06584484 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Incorporation of split-adder logic within a carry-skip adder without additional propagation delay' [patent_app_type] => B1 [patent_app_number] => 09/569022 [patent_app_country] => US [patent_app_date] => 2000-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3472 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584484.pdf [firstpage_image] =>[orig_patent_app_number] => 09569022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293700 [patent_doc_number] => 06324560 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Fast system and method for computing modulated lapped transforms' [patent_app_type] => 1 [patent_app_number] => 9/562719 [patent_app_country] => US [patent_app_date] => 2000-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6387 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/324/06324560.pdf [firstpage_image] =>[orig_patent_app_number] => 562719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1192140 [patent_doc_number] => 06735610 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-11 [patent_title] => 'Apparatus, methods, and computer program products for determining the coefficients of a function with decreased latency' [patent_app_type] => B1 [patent_app_number] => 09/560221 [patent_app_country] => US [patent_app_date] => 2000-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 20068 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/735/06735610.pdf [firstpage_image] =>[orig_patent_app_number] => 09560221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424642 [patent_doc_number] => 06535901 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Method and apparatus for generating a fast multiply accumulator' [patent_app_type] => B1 [patent_app_number] => 09/558902 [patent_app_country] => US [patent_app_date] => 2000-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4827 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/535/06535901.pdf [firstpage_image] =>[orig_patent_app_number] => 09558902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1364431 [patent_doc_number] => 06581080 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-17 [patent_title] => 'Digital filters' [patent_app_type] => B1 [patent_app_number] => 09/549403 [patent_app_country] => US [patent_app_date] => 2000-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5677 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/581/06581080.pdf [firstpage_image] =>[orig_patent_app_number] => 09549403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1429997 [patent_doc_number] => 06526429 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-25 [patent_title] => 'Method for designing all pass digital filters' [patent_app_type] => B1 [patent_app_number] => 09/549753 [patent_app_country] => US [patent_app_date] => 2000-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3200 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/526/06526429.pdf [firstpage_image] =>[orig_patent_app_number] => 09549753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645965 [patent_doc_number] => 06477557 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Division circuit not requiring taking complements of divisor, dividend and remainder' [patent_app_type] => B1 [patent_app_number] => 09/521221 [patent_app_country] => US [patent_app_date] => 2000-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7323 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/477/06477557.pdf [firstpage_image] =>[orig_patent_app_number] => 09521221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 771040 [patent_doc_number] => 07010556 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-03-07 [patent_title] => 'Antenna treatment method and system' [patent_app_type] => utility [patent_app_number] => 09/914362 [patent_app_country] => US [patent_app_date] => 2000-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7598 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/010/07010556.pdf [firstpage_image] =>[orig_patent_app_number] => 09914362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1196670 [patent_doc_number] => 06732135 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Method and apparatus for accumulating partial quotients in a digital processor' [patent_app_type] => B1 [patent_app_number] => 09/494593 [patent_app_country] => US [patent_app_date] => 2000-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 21 [patent_no_of_words] => 4691 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/732/06732135.pdf [firstpage_image] =>[orig_patent_app_number] => 09494593 [rel_patent_id] =>[rel_patent_doc_number] =>)