Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4316773
[patent_doc_number] => 06185593
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-06
[patent_title] => 'Method and apparatus for parallel normalization and rounding technique for floating point arithmetic operations'
[patent_app_type] => 1
[patent_app_number] => 9/120775
[patent_app_country] => US
[patent_app_date] => 1998-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 9349
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/185/06185593.pdf
[firstpage_image] =>[orig_patent_app_number] => 120775
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/120775 | Method and apparatus for parallel normalization and rounding technique for floating point arithmetic operations | Jul 21, 1998 | Issued |
Array
(
[id] => 4175904
[patent_doc_number] => 06157937
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-05
[patent_title] => 'High speed interpolation circuit with small circuit scale'
[patent_app_type] => 1
[patent_app_number] => 9/116961
[patent_app_country] => US
[patent_app_date] => 1998-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7089
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/157/06157937.pdf
[firstpage_image] =>[orig_patent_app_number] => 116961
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/116961 | High speed interpolation circuit with small circuit scale | Jul 16, 1998 | Issued |
Array
(
[id] => 4259073
[patent_doc_number] => 06167412
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-26
[patent_title] => 'Handheld medical calculator and medical reference device'
[patent_app_type] => 1
[patent_app_number] => 9/115457
[patent_app_country] => US
[patent_app_date] => 1998-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 49
[patent_no_of_words] => 10680
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/167/06167412.pdf
[firstpage_image] =>[orig_patent_app_number] => 115457
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/115457 | Handheld medical calculator and medical reference device | Jul 13, 1998 | Issued |
Array
(
[id] => 4373436
[patent_doc_number] => 06175852
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-01-16
[patent_title] => 'High-speed binary adder'
[patent_app_type] => 1
[patent_app_number] => 9/114117
[patent_app_country] => US
[patent_app_date] => 1998-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2387
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/175/06175852.pdf
[firstpage_image] =>[orig_patent_app_number] => 114117
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/114117 | High-speed binary adder | Jul 12, 1998 | Issued |
Array
(
[id] => 4207936
[patent_doc_number] => 06154759
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-28
[patent_title] => 'Visiting card computer system'
[patent_app_type] => 1
[patent_app_number] => 9/113361
[patent_app_country] => US
[patent_app_date] => 1998-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1742
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/154/06154759.pdf
[firstpage_image] =>[orig_patent_app_number] => 113361
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/113361 | Visiting card computer system | Jul 9, 1998 | Issued |
Array
(
[id] => 4202876
[patent_doc_number] => 06161117
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Waveform generation device and method'
[patent_app_type] => 1
[patent_app_number] => 9/112446
[patent_app_country] => US
[patent_app_date] => 1998-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3738
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/161/06161117.pdf
[firstpage_image] =>[orig_patent_app_number] => 112446
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/112446 | Waveform generation device and method | Jul 8, 1998 | Issued |
Array
(
[id] => 4421496
[patent_doc_number] => 06233597
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-15
[patent_title] => 'Computing apparatus for double-precision multiplication'
[patent_app_type] => 1
[patent_app_number] => 9/110966
[patent_app_country] => US
[patent_app_date] => 1998-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 11484
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 389
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/233/06233597.pdf
[firstpage_image] =>[orig_patent_app_number] => 110966
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/110966 | Computing apparatus for double-precision multiplication | Jul 6, 1998 | Issued |
Array
(
[id] => 4267923
[patent_doc_number] => 06138132
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-24
[patent_title] => 'High speed ROM-based nyquist fir filter'
[patent_app_type] => 1
[patent_app_number] => 9/097804
[patent_app_country] => US
[patent_app_date] => 1998-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3212
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/138/06138132.pdf
[firstpage_image] =>[orig_patent_app_number] => 097804
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/097804 | High speed ROM-based nyquist fir filter | Jun 15, 1998 | Issued |
Array
(
[id] => 4202890
[patent_doc_number] => 06161118
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Digital comb filter having a cascaded integrator stage with adjustable gain'
[patent_app_type] => 1
[patent_app_number] => 9/096782
[patent_app_country] => US
[patent_app_date] => 1998-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3600
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/161/06161118.pdf
[firstpage_image] =>[orig_patent_app_number] => 096782
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/096782 | Digital comb filter having a cascaded integrator stage with adjustable gain | Jun 11, 1998 | Issued |
Array
(
[id] => 4424335
[patent_doc_number] => 06230177
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-08
[patent_title] => 'Method and apparatus for performing fast fourier transforms'
[patent_app_type] => 1
[patent_app_number] => 9/096538
[patent_app_country] => US
[patent_app_date] => 1998-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 11194
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/230/06230177.pdf
[firstpage_image] =>[orig_patent_app_number] => 096538
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/096538 | Method and apparatus for performing fast fourier transforms | Jun 11, 1998 | Issued |
Array
(
[id] => 4259101
[patent_doc_number] => 06167414
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-26
[patent_title] => 'System for adjusting size and scale of digital filters and creating digital filters'
[patent_app_type] => 1
[patent_app_number] => 9/095990
[patent_app_country] => US
[patent_app_date] => 1998-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 8223
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/167/06167414.pdf
[firstpage_image] =>[orig_patent_app_number] => 095990
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/095990 | System for adjusting size and scale of digital filters and creating digital filters | Jun 10, 1998 | Issued |
Array
(
[id] => 4191679
[patent_doc_number] => 06141674
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-31
[patent_title] => 'Reducing the hardware cost of a bank of multipliers by combining shared terms'
[patent_app_type] => 1
[patent_app_number] => 9/095533
[patent_app_country] => US
[patent_app_date] => 1998-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2360
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/141/06141674.pdf
[firstpage_image] =>[orig_patent_app_number] => 095533
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/095533 | Reducing the hardware cost of a bank of multipliers by combining shared terms | Jun 9, 1998 | Issued |
Array
(
[id] => 4269248
[patent_doc_number] => 06223194
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-24
[patent_title] => 'Adaptive filter, step size control method thereof, and record medium therefor'
[patent_app_type] => 1
[patent_app_number] => 9/095103
[patent_app_country] => US
[patent_app_date] => 1998-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 17775
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/223/06223194.pdf
[firstpage_image] =>[orig_patent_app_number] => 095103
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/095103 | Adaptive filter, step size control method thereof, and record medium therefor | Jun 9, 1998 | Issued |
Array
(
[id] => 4421486
[patent_doc_number] => 06233596
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-15
[patent_title] => 'Multiple sum-of-products circuit and its use in electronic equipment and microcomputers'
[patent_app_type] => 1
[patent_app_number] => 9/066348
[patent_app_country] => US
[patent_app_date] => 1998-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 34
[patent_no_of_words] => 10930
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/233/06233596.pdf
[firstpage_image] =>[orig_patent_app_number] => 066348
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/066348 | Multiple sum-of-products circuit and its use in electronic equipment and microcomputers | Jun 4, 1998 | Issued |
Array
(
[id] => 4207985
[patent_doc_number] => 06154762
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-28
[patent_title] => 'Fast system and method for computing modulated lapped transforms'
[patent_app_type] => 1
[patent_app_number] => 9/089782
[patent_app_country] => US
[patent_app_date] => 1998-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 6401
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/154/06154762.pdf
[firstpage_image] =>[orig_patent_app_number] => 089782
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/089782 | Fast system and method for computing modulated lapped transforms | Jun 2, 1998 | Issued |
Array
(
[id] => 4137800
[patent_doc_number] => 06073153
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'Fast system and method for computing modulated lapped transforms'
[patent_app_type] => 1
[patent_app_number] => 9/089949
[patent_app_country] => US
[patent_app_date] => 1998-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 6519
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/073/06073153.pdf
[firstpage_image] =>[orig_patent_app_number] => 089949
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/089949 | Fast system and method for computing modulated lapped transforms | Jun 2, 1998 | Issued |
Array
(
[id] => 4166188
[patent_doc_number] => 06065029
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-16
[patent_title] => 'Method and system for providing a random number generator'
[patent_app_type] => 1
[patent_app_number] => 9/084604
[patent_app_country] => US
[patent_app_date] => 1998-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5096
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/065/06065029.pdf
[firstpage_image] =>[orig_patent_app_number] => 084604
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/084604 | Method and system for providing a random number generator | May 25, 1998 | Issued |
Array
(
[id] => 4203230
[patent_doc_number] => 06151614
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-21
[patent_title] => 'Adaptive filter and adapting method thereof'
[patent_app_type] => 1
[patent_app_number] => 9/079720
[patent_app_country] => US
[patent_app_date] => 1998-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4534
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 396
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/151/06151614.pdf
[firstpage_image] =>[orig_patent_app_number] => 079720
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/079720 | Adaptive filter and adapting method thereof | May 14, 1998 | Issued |
Array
(
[id] => 4155049
[patent_doc_number] => 06122655
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-19
[patent_title] => 'Efficient use of inverting cells in multiplier converter'
[patent_app_type] => 1
[patent_app_number] => 9/079642
[patent_app_country] => US
[patent_app_date] => 1998-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3676
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/122/06122655.pdf
[firstpage_image] =>[orig_patent_app_number] => 079642
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/079642 | Efficient use of inverting cells in multiplier converter | May 14, 1998 | Issued |
Array
(
[id] => 4176587
[patent_doc_number] => 06108682
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-22
[patent_title] => 'Division and/or square root calculating circuit'
[patent_app_type] => 1
[patent_app_number] => 9/078722
[patent_app_country] => US
[patent_app_date] => 1998-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3833
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/108/06108682.pdf
[firstpage_image] =>[orig_patent_app_number] => 078722
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/078722 | Division and/or square root calculating circuit | May 13, 1998 | Issued |