Richard L Schilling
Examiner (ID: 9849)
Most Active Art Unit | 1506 |
Art Unit(s) | 1506, 1752, 1302, 1795, 1715, 1113 |
Total Applications | 3259 |
Issued Applications | 2786 |
Pending Applications | 25 |
Abandoned Applications | 448 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4201789
[patent_doc_number] => 06094669
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-25
[patent_title] => 'Circuit and method for determining overflow in signed division'
[patent_app_type] => 1
[patent_app_number] => 9/057418
[patent_app_country] => US
[patent_app_date] => 1998-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4345
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/094/06094669.pdf
[firstpage_image] =>[orig_patent_app_number] => 057418
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/057418 | Circuit and method for determining overflow in signed division | Apr 7, 1998 | Issued |
Array
(
[id] => 4166268
[patent_doc_number] => 06065034
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-16
[patent_title] => 'Circuit and method employing an adder for sign extending operands'
[patent_app_type] => 1
[patent_app_number] => 9/057270
[patent_app_country] => US
[patent_app_date] => 1998-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4284
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/065/06065034.pdf
[firstpage_image] =>[orig_patent_app_number] => 057270
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/057270 | Circuit and method employing an adder for sign extending operands | Apr 7, 1998 | Issued |
Array
(
[id] => 4132369
[patent_doc_number] => 06047305
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-04
[patent_title] => 'Division circuit not requiring taking complements of divisor, dividend and remainder'
[patent_app_type] => 1
[patent_app_number] => 9/055993
[patent_app_country] => US
[patent_app_date] => 1998-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7282
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/047/06047305.pdf
[firstpage_image] =>[orig_patent_app_number] => 055993
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/055993 | Division circuit not requiring taking complements of divisor, dividend and remainder | Apr 6, 1998 | Issued |
Array
(
[id] => 4178147
[patent_doc_number] => 06115731
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-05
[patent_title] => 'Scalable overflow clamp and method for a digital gain scaler/summer'
[patent_app_type] => 1
[patent_app_number] => 9/056722
[patent_app_country] => US
[patent_app_date] => 1998-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3283
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/115/06115731.pdf
[firstpage_image] =>[orig_patent_app_number] => 056722
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/056722 | Scalable overflow clamp and method for a digital gain scaler/summer | Apr 6, 1998 | Issued |
Array
(
[id] => 4137786
[patent_doc_number] => 06073152
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'Method and apparatus for filtering signals using a gamma delay line based estimation of power spectrum'
[patent_app_type] => 1
[patent_app_number] => 9/055043
[patent_app_country] => US
[patent_app_date] => 1998-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4284
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/073/06073152.pdf
[firstpage_image] =>[orig_patent_app_number] => 055043
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/055043 | Method and apparatus for filtering signals using a gamma delay line based estimation of power spectrum | Apr 2, 1998 | Issued |
Array
(
[id] => 4193706
[patent_doc_number] => 06085208
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-04
[patent_title] => 'Leading one prediction unit for normalizing close path subtraction results within a floating point arithmetic unit'
[patent_app_type] => 1
[patent_app_number] => 9/049758
[patent_app_country] => US
[patent_app_date] => 1998-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 88
[patent_no_of_words] => 32177
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/085/06085208.pdf
[firstpage_image] =>[orig_patent_app_number] => 049758
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/049758 | Leading one prediction unit for normalizing close path subtraction results within a floating point arithmetic unit | Mar 26, 1998 | Issued |
Array
(
[id] => 4235695
[patent_doc_number] => 06041339
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-21
[patent_title] => 'Efficient decimation filtering'
[patent_app_type] => 1
[patent_app_number] => 9/049604
[patent_app_country] => US
[patent_app_date] => 1998-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 7511
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/041/06041339.pdf
[firstpage_image] =>[orig_patent_app_number] => 049604
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/049604 | Efficient decimation filtering | Mar 26, 1998 | Issued |
Array
(
[id] => 4238157
[patent_doc_number] => 06088715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-11
[patent_title] => 'Close path selection unit for performing effective subtraction within a floating point arithmetic unit'
[patent_app_type] => 1
[patent_app_number] => 9/049750
[patent_app_country] => US
[patent_app_date] => 1998-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 88
[patent_no_of_words] => 32111
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/088/06088715.pdf
[firstpage_image] =>[orig_patent_app_number] => 049750
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/049750 | Close path selection unit for performing effective subtraction within a floating point arithmetic unit | Mar 26, 1998 | Issued |
Array
(
[id] => 4193780
[patent_doc_number] => 06085213
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-04
[patent_title] => 'Method and apparatus for simultaneously multiplying two or more independent pairs of operands and summing the products'
[patent_app_type] => 1
[patent_app_number] => 9/049789
[patent_app_country] => US
[patent_app_date] => 1998-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 30
[patent_no_of_words] => 15296
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/085/06085213.pdf
[firstpage_image] =>[orig_patent_app_number] => 049789
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/049789 | Method and apparatus for simultaneously multiplying two or more independent pairs of operands and summing the products | Mar 26, 1998 | Issued |
Array
(
[id] => 4087987
[patent_doc_number] => 06070181
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-30
[patent_title] => 'Method and circuit for envelope detection using a peel cone approximation'
[patent_app_type] => 1
[patent_app_number] => 9/049605
[patent_app_country] => US
[patent_app_date] => 1998-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2548
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/070/06070181.pdf
[firstpage_image] =>[orig_patent_app_number] => 049605
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/049605 | Method and circuit for envelope detection using a peel cone approximation | Mar 26, 1998 | Issued |
Array
(
[id] => 4206073
[patent_doc_number] => 06131104
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-10
[patent_title] => 'Floating point addition pipeline configured to perform floating point-to-integer and integer-to-floating point conversion operations'
[patent_app_type] => 1
[patent_app_number] => 9/049851
[patent_app_country] => US
[patent_app_date] => 1998-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 50
[patent_figures_cnt] => 88
[patent_no_of_words] => 32183
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/131/06131104.pdf
[firstpage_image] =>[orig_patent_app_number] => 049851
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/049851 | Floating point addition pipeline configured to perform floating point-to-integer and integer-to-floating point conversion operations | Mar 26, 1998 | Issued |
Array
(
[id] => 4123086
[patent_doc_number] => 06101521
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-08
[patent_title] => 'Data processing method and apparatus operable on an irrational mathematical value'
[patent_app_type] => 1
[patent_app_number] => 9/047774
[patent_app_country] => US
[patent_app_date] => 1998-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4945
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/101/06101521.pdf
[firstpage_image] =>[orig_patent_app_number] => 047774
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/047774 | Data processing method and apparatus operable on an irrational mathematical value | Mar 24, 1998 | Issued |
Array
(
[id] => 4125988
[patent_doc_number] => 06058406
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'Variable length fractional bandwidth low-pass filtering'
[patent_app_type] => 1
[patent_app_number] => 9/046180
[patent_app_country] => US
[patent_app_date] => 1998-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6015
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/058/06058406.pdf
[firstpage_image] =>[orig_patent_app_number] => 046180
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/046180 | Variable length fractional bandwidth low-pass filtering | Mar 22, 1998 | Issued |
Array
(
[id] => 4256209
[patent_doc_number] => 06081824
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-27
[patent_title] => 'Method and apparatus for fast unsigned integral division'
[patent_app_type] => 1
[patent_app_number] => 9/035725
[patent_app_country] => US
[patent_app_date] => 1998-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4927
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/081/06081824.pdf
[firstpage_image] =>[orig_patent_app_number] => 035725
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/035725 | Method and apparatus for fast unsigned integral division | Mar 4, 1998 | Issued |
Array
(
[id] => 4176577
[patent_doc_number] => 06108681
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-22
[patent_title] => 'System for sharing resources in a digital filter'
[patent_app_type] => 1
[patent_app_number] => 9/031698
[patent_app_country] => US
[patent_app_date] => 1998-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4884
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/108/06108681.pdf
[firstpage_image] =>[orig_patent_app_number] => 031698
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/031698 | System for sharing resources in a digital filter | Feb 26, 1998 | Issued |
Array
(
[id] => 4103059
[patent_doc_number] => 06026422
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'Large-scale multiplication with addition operation method and system'
[patent_app_type] => 1
[patent_app_number] => 9/031889
[patent_app_country] => US
[patent_app_date] => 1998-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 17938
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026422.pdf
[firstpage_image] =>[orig_patent_app_number] => 031889
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/031889 | Large-scale multiplication with addition operation method and system | Feb 26, 1998 | Issued |
Array
(
[id] => 4103011
[patent_doc_number] => 06026419
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'Single tone signal detector'
[patent_app_type] => 1
[patent_app_number] => 9/031538
[patent_app_country] => US
[patent_app_date] => 1998-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4744
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026419.pdf
[firstpage_image] =>[orig_patent_app_number] => 031538
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/031538 | Single tone signal detector | Feb 26, 1998 | Issued |
Array
(
[id] => 4126000
[patent_doc_number] => 06058407
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'FIR (finite impulse response) filter with non-symmetric frequency response characteristics'
[patent_app_type] => 1
[patent_app_number] => 9/031453
[patent_app_country] => US
[patent_app_date] => 1998-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3084
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/058/06058407.pdf
[firstpage_image] =>[orig_patent_app_number] => 031453
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/031453 | FIR (finite impulse response) filter with non-symmetric frequency response characteristics | Feb 25, 1998 | Issued |
Array
(
[id] => 4372937
[patent_doc_number] => 06202077
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-13
[patent_title] => 'SIMD data processing extended precision arithmetic operand format'
[patent_app_type] => 1
[patent_app_number] => 9/028846
[patent_app_country] => US
[patent_app_date] => 1998-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 7213
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/202/06202077.pdf
[firstpage_image] =>[orig_patent_app_number] => 028846
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/028846 | SIMD data processing extended precision arithmetic operand format | Feb 23, 1998 | Issued |
09/024784 | COMPUTER ADDITION | Feb 16, 1998 | Abandoned |