
Richard M. Lorence
Examiner (ID: 3825, Phone: (571)272-7094 , Office: P/3655 )
| Most Active Art Unit | 3502 |
| Art Unit(s) | 3502, 3617, 3622, 0, 3655, 3656, 3681 |
| Total Applications | 3174 |
| Issued Applications | 2769 |
| Pending Applications | 79 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 538172
[patent_doc_number] => 07184345
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-27
[patent_title] => 'High speed and high precision sensing for digital multilevel non-volatile memory system'
[patent_app_type] => utility
[patent_app_number] => 11/283195
[patent_app_country] => US
[patent_app_date] => 2005-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 11784
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/184/07184345.pdf
[firstpage_image] =>[orig_patent_app_number] => 11283195
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/283195 | High speed and high precision sensing for digital multilevel non-volatile memory system | Nov 17, 2005 | Issued |
Array
(
[id] => 525870
[patent_doc_number] => 07193884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-20
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/280170
[patent_app_country] => US
[patent_app_date] => 2005-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 29
[patent_no_of_words] => 13235
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/193/07193884.pdf
[firstpage_image] =>[orig_patent_app_number] => 11280170
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/280170 | Semiconductor memory device | Nov 16, 2005 | Issued |
Array
(
[id] => 512060
[patent_doc_number] => 07203089
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-04-10
[patent_title] => 'Systems and methods for a magnetic memory device that includes two word line transistors'
[patent_app_type] => utility
[patent_app_number] => 11/281018
[patent_app_country] => US
[patent_app_date] => 2005-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 8585
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/203/07203089.pdf
[firstpage_image] =>[orig_patent_app_number] => 11281018
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/281018 | Systems and methods for a magnetic memory device that includes two word line transistors | Nov 16, 2005 | Issued |
Array
(
[id] => 5660237
[patent_doc_number] => 20060250833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-09
[patent_title] => 'High performance and low area write precharge technique for CAMs'
[patent_app_type] => utility
[patent_app_number] => 11/280488
[patent_app_country] => US
[patent_app_date] => 2005-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5103
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20060250833.pdf
[firstpage_image] =>[orig_patent_app_number] => 11280488
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/280488 | High performance and low area write precharge technique for CAMs | Nov 15, 2005 | Issued |
Array
(
[id] => 924046
[patent_doc_number] => 07319635
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-15
[patent_title] => 'Memory system with registered memory module and control method'
[patent_app_type] => utility
[patent_app_number] => 11/254696
[patent_app_country] => US
[patent_app_date] => 2005-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7448
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/319/07319635.pdf
[firstpage_image] =>[orig_patent_app_number] => 11254696
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/254696 | Memory system with registered memory module and control method | Oct 20, 2005 | Issued |
Array
(
[id] => 5589740
[patent_doc_number] => 20060039191
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-23
[patent_title] => 'System and method for reading a memory cell'
[patent_app_type] => utility
[patent_app_number] => 11/252143
[patent_app_country] => US
[patent_app_date] => 2005-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10381
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0039/20060039191.pdf
[firstpage_image] =>[orig_patent_app_number] => 11252143
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/252143 | System and method for reading a memory cell | Oct 16, 2005 | Issued |
Array
(
[id] => 5402671
[patent_doc_number] => 20090237985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'SEMICONDUCTOR DEVICE AND ITS FABRICATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/090458
[patent_app_country] => US
[patent_app_date] => 2005-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9836
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20090237985.pdf
[firstpage_image] =>[orig_patent_app_number] => 12090458
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/090458 | Semiconductor device and its fabrication method | Oct 16, 2005 | Issued |
Array
(
[id] => 5742177
[patent_doc_number] => 20060087902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-27
[patent_title] => 'Selective bank refresh'
[patent_app_type] => utility
[patent_app_number] => 11/249773
[patent_app_country] => US
[patent_app_date] => 2005-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2511
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20060087902.pdf
[firstpage_image] =>[orig_patent_app_number] => 11249773
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/249773 | Selective bank refresh | Oct 11, 2005 | Issued |
Array
(
[id] => 5796505
[patent_doc_number] => 20060033182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Method of fabricating a 3D RRAM'
[patent_app_type] => utility
[patent_app_number] => 11/249881
[patent_app_country] => US
[patent_app_date] => 2005-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3006
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20060033182.pdf
[firstpage_image] =>[orig_patent_app_number] => 11249881
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/249881 | Method of programming a 3D RRAM | Oct 11, 2005 | Issued |
Array
(
[id] => 553999
[patent_doc_number] => 07164604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-16
[patent_title] => 'Nonvolatile semiconductor memory'
[patent_app_type] => utility
[patent_app_number] => 11/245336
[patent_app_country] => US
[patent_app_date] => 2005-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 31
[patent_no_of_words] => 11275
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/164/07164604.pdf
[firstpage_image] =>[orig_patent_app_number] => 11245336
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/245336 | Nonvolatile semiconductor memory | Oct 6, 2005 | Issued |
Array
(
[id] => 553920
[patent_doc_number] => 07164599
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-16
[patent_title] => 'Data read method of magnetic random access memory'
[patent_app_type] => utility
[patent_app_number] => 11/244052
[patent_app_country] => US
[patent_app_date] => 2005-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 66
[patent_figures_cnt] => 123
[patent_no_of_words] => 31804
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/164/07164599.pdf
[firstpage_image] =>[orig_patent_app_number] => 11244052
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/244052 | Data read method of magnetic random access memory | Oct 5, 2005 | Issued |
Array
(
[id] => 5819201
[patent_doc_number] => 20060023514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-02
[patent_title] => 'Semiconductor nonvolatile storage device'
[patent_app_type] => utility
[patent_app_number] => 11/242894
[patent_app_country] => US
[patent_app_date] => 2005-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 11177
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20060023514.pdf
[firstpage_image] =>[orig_patent_app_number] => 11242894
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/242894 | Semiconductor nonvolatile storage device | Oct 4, 2005 | Issued |
Array
(
[id] => 644073
[patent_doc_number] => 07123499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Semiconductor memory devices and methods of fabricating semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/241955
[patent_app_country] => US
[patent_app_date] => 2005-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 10396
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/123/07123499.pdf
[firstpage_image] =>[orig_patent_app_number] => 11241955
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/241955 | Semiconductor memory devices and methods of fabricating semiconductor memory device | Oct 3, 2005 | Issued |
Array
(
[id] => 543239
[patent_doc_number] => 07180819
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-02-20
[patent_title] => 'Converting dual port memory into 2 single port memories'
[patent_app_type] => utility
[patent_app_number] => 11/243622
[patent_app_country] => US
[patent_app_date] => 2005-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2413
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/180/07180819.pdf
[firstpage_image] =>[orig_patent_app_number] => 11243622
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/243622 | Converting dual port memory into 2 single port memories | Oct 3, 2005 | Issued |
Array
(
[id] => 5775494
[patent_doc_number] => 20060104134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-18
[patent_title] => 'Semiconductor memory devices incorporating voltage level shifters for controlling a VPP voltage level independently and methods of operating the same'
[patent_app_type] => utility
[patent_app_number] => 11/243428
[patent_app_country] => US
[patent_app_date] => 2005-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4163
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20060104134.pdf
[firstpage_image] =>[orig_patent_app_number] => 11243428
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/243428 | Semiconductor memory devices incorporating voltage level shifters for controlling a VPP voltage level independently and methods of operating the same | Oct 3, 2005 | Issued |
Array
(
[id] => 824486
[patent_doc_number] => 07405961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-29
[patent_title] => 'Magnetic storage device'
[patent_app_type] => utility
[patent_app_number] => 11/232976
[patent_app_country] => US
[patent_app_date] => 2005-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4729
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/405/07405961.pdf
[firstpage_image] =>[orig_patent_app_number] => 11232976
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/232976 | Magnetic storage device | Sep 22, 2005 | Issued |
Array
(
[id] => 585690
[patent_doc_number] => 07460393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-02
[patent_title] => 'Magnetic storage device'
[patent_app_type] => utility
[patent_app_number] => 11/233140
[patent_app_country] => US
[patent_app_date] => 2005-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 6495
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/460/07460393.pdf
[firstpage_image] =>[orig_patent_app_number] => 11233140
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/233140 | Magnetic storage device | Sep 22, 2005 | Issued |
Array
(
[id] => 4730332
[patent_doc_number] => 20080209113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-28
[patent_title] => 'Method For Increasing Storage Capacity of a Memory Device'
[patent_app_type] => utility
[patent_app_number] => 12/065838
[patent_app_country] => US
[patent_app_date] => 2005-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2531
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20080209113.pdf
[firstpage_image] =>[orig_patent_app_number] => 12065838
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/065838 | Method for increasing storage capacity of a memory device | Sep 4, 2005 | Issued |
Array
(
[id] => 718864
[patent_doc_number] => 07054183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-05-30
[patent_title] => 'Adaptive programming technique for a re-writable conductive memory device'
[patent_app_type] => utility
[patent_app_number] => 11/218655
[patent_app_country] => US
[patent_app_date] => 2005-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7514
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/054/07054183.pdf
[firstpage_image] =>[orig_patent_app_number] => 11218655
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/218655 | Adaptive programming technique for a re-writable conductive memory device | Sep 1, 2005 | Issued |
Array
(
[id] => 542834
[patent_doc_number] => 07180781
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-20
[patent_title] => 'Memory block erasing in a flash memory device'
[patent_app_type] => utility
[patent_app_number] => 11/210083
[patent_app_country] => US
[patent_app_date] => 2005-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2886
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/180/07180781.pdf
[firstpage_image] =>[orig_patent_app_number] => 11210083
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/210083 | Memory block erasing in a flash memory device | Aug 22, 2005 | Issued |