
Richard M. Lorence
Examiner (ID: 3825, Phone: (571)272-7094 , Office: P/3655 )
| Most Active Art Unit | 3502 |
| Art Unit(s) | 3502, 3617, 3622, 0, 3655, 3656, 3681 |
| Total Applications | 3174 |
| Issued Applications | 2769 |
| Pending Applications | 79 |
| Abandoned Applications | 335 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 486957
[patent_doc_number] => 07221597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-22
[patent_title] => 'Ballistic direct injection flash memory cell on strained silicon structures'
[patent_app_type] => utility
[patent_app_number] => 10/854396
[patent_app_country] => US
[patent_app_date] => 2004-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3740
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/221/07221597.pdf
[firstpage_image] =>[orig_patent_app_number] => 10854396
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/854396 | Ballistic direct injection flash memory cell on strained silicon structures | May 25, 2004 | Issued |
Array
(
[id] => 678456
[patent_doc_number] => 07088632
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-08-08
[patent_title] => 'Automatic hidden refresh in a dram and method therefor'
[patent_app_type] => utility
[patent_app_number] => 10/854298
[patent_app_country] => US
[patent_app_date] => 2004-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6372
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/088/07088632.pdf
[firstpage_image] =>[orig_patent_app_number] => 10854298
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/854298 | Automatic hidden refresh in a dram and method therefor | May 25, 2004 | Issued |
Array
(
[id] => 7293481
[patent_doc_number] => 20040213042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'MAGNETOELECTRONIC DEVICE WITH VARIABLE MAGNETIC WRITE FIELD'
[patent_app_type] => new
[patent_app_number] => 10/853792
[patent_app_country] => US
[patent_app_date] => 2004-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20040213042.pdf
[firstpage_image] =>[orig_patent_app_number] => 10853792
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/853792 | Magnetoelectronic device with variable magnetic write field | May 23, 2004 | Issued |
Array
(
[id] => 7293480
[patent_doc_number] => 20040213041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'Magnetoelectronic memory element with inductively coupled write wires'
[patent_app_type] => new
[patent_app_number] => 10/853791
[patent_app_country] => US
[patent_app_date] => 2004-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4578
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20040213041.pdf
[firstpage_image] =>[orig_patent_app_number] => 10853791
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/853791 | Magnetoelectronic memory element with inductively coupled write wires | May 23, 2004 | Issued |
Array
(
[id] => 1038947
[patent_doc_number] => 06873545
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-29
[patent_title] => 'Hybrid semiconductor-magnetic device and method of operation'
[patent_app_type] => utility
[patent_app_number] => 10/853545
[patent_app_country] => US
[patent_app_date] => 2004-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 9865
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/873/06873545.pdf
[firstpage_image] =>[orig_patent_app_number] => 10853545
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/853545 | Hybrid semiconductor-magnetic device and method of operation | May 23, 2004 | Issued |
Array
(
[id] => 7274263
[patent_doc_number] => 20040233714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'Semiconductor memory device and portable electronic apparatus'
[patent_app_type] => new
[patent_app_number] => 10/850896
[patent_app_country] => US
[patent_app_date] => 2004-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 28199
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20040233714.pdf
[firstpage_image] =>[orig_patent_app_number] => 10850896
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/850896 | Semiconductor memory device and portable electronic apparatus | May 19, 2004 | Issued |
Array
(
[id] => 786473
[patent_doc_number] => 06990022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-24
[patent_title] => 'Semiconductor memory device and portable electronic apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/850212
[patent_app_country] => US
[patent_app_date] => 2004-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 33
[patent_no_of_words] => 22539
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/990/06990022.pdf
[firstpage_image] =>[orig_patent_app_number] => 10850212
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/850212 | Semiconductor memory device and portable electronic apparatus | May 18, 2004 | Issued |
Array
(
[id] => 7211408
[patent_doc_number] => 20050259471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'REFERENCE SENSING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 10/849401
[patent_app_country] => US
[patent_app_date] => 2004-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3500
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20050259471.pdf
[firstpage_image] =>[orig_patent_app_number] => 10849401
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/849401 | Reference sensing circuit | May 18, 2004 | Issued |
Array
(
[id] => 1051733
[patent_doc_number] => 06862251
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-01
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 10/847304
[patent_app_country] => US
[patent_app_date] => 2004-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 20952
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/862/06862251.pdf
[firstpage_image] =>[orig_patent_app_number] => 10847304
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/847304 | Semiconductor memory device | May 17, 2004 | Issued |
Array
(
[id] => 647716
[patent_doc_number] => 07120056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-10
[patent_title] => 'Semiconductor memory device capable of being mounted on a single package regardless of bit organization'
[patent_app_type] => utility
[patent_app_number] => 10/848694
[patent_app_country] => US
[patent_app_date] => 2004-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 5401
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/120/07120056.pdf
[firstpage_image] =>[orig_patent_app_number] => 10848694
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/848694 | Semiconductor memory device capable of being mounted on a single package regardless of bit organization | May 17, 2004 | Issued |
Array
(
[id] => 7418880
[patent_doc_number] => 20040208054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'Magnetic random access memory'
[patent_app_type] => new
[patent_app_number] => 10/847624
[patent_app_country] => US
[patent_app_date] => 2004-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20040208054.pdf
[firstpage_image] =>[orig_patent_app_number] => 10847624
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/847624 | Magnetic random access memory | May 17, 2004 | Issued |
Array
(
[id] => 7220593
[patent_doc_number] => 20050254331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Worldline decoder and memory device'
[patent_app_type] => utility
[patent_app_number] => 10/847106
[patent_app_country] => US
[patent_app_date] => 2004-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2869
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0254/20050254331.pdf
[firstpage_image] =>[orig_patent_app_number] => 10847106
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/847106 | Wordline decoder and memory device | May 16, 2004 | Issued |
Array
(
[id] => 7220440
[patent_doc_number] => 20050254296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-17
[patent_title] => 'Method for controlling current during read and program operations of programmable diode'
[patent_app_type] => utility
[patent_app_number] => 10/846006
[patent_app_country] => US
[patent_app_date] => 2004-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2419
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0254/20050254296.pdf
[firstpage_image] =>[orig_patent_app_number] => 10846006
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/846006 | Method for controlling current during read and program operations of programmable diode | May 13, 2004 | Issued |
Array
(
[id] => 7418745
[patent_doc_number] => 20040208034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'CAM circuit with radiation resistance'
[patent_app_type] => new
[patent_app_number] => 10/845654
[patent_app_country] => US
[patent_app_date] => 2004-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7339
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20040208034.pdf
[firstpage_image] =>[orig_patent_app_number] => 10845654
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/845654 | CAM circuit with radiation resistance | May 12, 2004 | Issued |
Array
(
[id] => 7257298
[patent_doc_number] => 20040240301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-02
[patent_title] => 'Multiple data path memories and systems'
[patent_app_type] => new
[patent_app_number] => 10/844002
[patent_app_country] => US
[patent_app_date] => 2004-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1536
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 16
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0240/20040240301.pdf
[firstpage_image] =>[orig_patent_app_number] => 10844002
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/844002 | Multiple data path memories and systems | May 11, 2004 | Issued |
Array
(
[id] => 1000724
[patent_doc_number] => 06912150
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-28
[patent_title] => 'Reference current generator, and method of programming, adjusting and/or operating same'
[patent_app_type] => utility
[patent_app_number] => 10/840902
[patent_app_country] => US
[patent_app_date] => 2004-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 24
[patent_no_of_words] => 11907
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 259
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/912/06912150.pdf
[firstpage_image] =>[orig_patent_app_number] => 10840902
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/840902 | Reference current generator, and method of programming, adjusting and/or operating same | May 6, 2004 | Issued |
Array
(
[id] => 7044394
[patent_doc_number] => 20050248989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-10
[patent_title] => 'BITLINE GOVERNED APPROACH FOR PROGRAM CONTROL OF NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 10/839806
[patent_app_country] => US
[patent_app_date] => 2004-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 15810
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20050248989.pdf
[firstpage_image] =>[orig_patent_app_number] => 10839806
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/839806 | Bitline governed approach for program control of non-volatile memory | May 4, 2004 | Issued |
Array
(
[id] => 7610488
[patent_doc_number] => 06842370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-11
[patent_title] => 'Vertical NROM having a storage density of 1 bit per 1F2 '
[patent_app_type] => utility
[patent_app_number] => 10/838276
[patent_app_country] => US
[patent_app_date] => 2004-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 9757
[patent_no_of_claims] => 61
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/842/06842370.pdf
[firstpage_image] =>[orig_patent_app_number] => 10838276
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/838276 | Vertical NROM having a storage density of 1 bit per 1F2 | May 3, 2004 | Issued |
Array
(
[id] => 7619107
[patent_doc_number] => 06944082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Semiconductor memory device and electronic device for activation control of word lines in a semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 10/836206
[patent_app_country] => US
[patent_app_date] => 2004-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 90
[patent_no_of_words] => 14407
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/944/06944082.pdf
[firstpage_image] =>[orig_patent_app_number] => 10836206
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/836206 | Semiconductor memory device and electronic device for activation control of word lines in a semiconductor memory device | May 2, 2004 | Issued |
Array
(
[id] => 7068251
[patent_doc_number] => 20050243634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-03
[patent_title] => 'Standby mode SRAM design for power reduction'
[patent_app_type] => utility
[patent_app_number] => 10/836408
[patent_app_country] => US
[patent_app_date] => 2004-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2503
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20050243634.pdf
[firstpage_image] =>[orig_patent_app_number] => 10836408
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/836408 | Standby mode SRAM design for power reduction | Apr 29, 2004 | Issued |