Richard M. Lorence

Array ( [id] => 4012006 [patent_doc_number] => 05986933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Semiconductor memory device having variable number of selected cell pages and subcell arrays' [patent_app_type] => 1 [patent_app_number] => 8/976421 [patent_app_country] => US [patent_app_date] => 1997-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 26 [patent_no_of_words] => 10552 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986933.pdf [firstpage_image] =>[orig_patent_app_number] => 976421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4369137 [patent_doc_number] => 06169686 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-02 [patent_title] => 'Solid-state memory with magnetic storage cells' [patent_app_type] => 1 [patent_app_number] => 8/974925 [patent_app_country] => US [patent_app_date] => 1997-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3510 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/169/06169686.pdf [firstpage_image] =>[orig_patent_app_number] => 974925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3925415 [patent_doc_number] => 06002634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Sense amplifier latch driver circuit for a 1T/1C ferroelectric memory' [patent_app_type] => 1 [patent_app_number] => 8/970521 [patent_app_country] => US [patent_app_date] => 1997-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 53 [patent_no_of_words] => 19347 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/002/06002634.pdf [firstpage_image] =>[orig_patent_app_number] => 970521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139005 [patent_doc_number] => 06034542 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Bus structure for modularized chip with FPGA modules' [patent_app_type] => 1 [patent_app_number] => 8/950252 [patent_app_country] => US [patent_app_date] => 1997-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 25 [patent_no_of_words] => 10767 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034542.pdf [firstpage_image] =>[orig_patent_app_number] => 950252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1597763 [patent_doc_number] => 06384624 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Logical operational circuit using two stage neumos circuits' [patent_app_type] => B1 [patent_app_number] => 08/948858 [patent_app_country] => US [patent_app_date] => 1997-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 5910 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/384/06384624.pdf [firstpage_image] =>[orig_patent_app_number] => 08948858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940433 [patent_doc_number] => 05953278 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Data sequencing and registering in a four bit pre-fetch SDRAM' [patent_app_type] => 1 [patent_app_number] => 8/891596 [patent_app_country] => US [patent_app_date] => 1997-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 24 [patent_no_of_words] => 10783 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953278.pdf [firstpage_image] =>[orig_patent_app_number] => 891596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3806257 [patent_doc_number] => 05828407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Method of controlling a solid-state image sensing device and image sensing apparatus adopting the method' [patent_app_type] => 1 [patent_app_number] => 8/670576 [patent_app_country] => US [patent_app_date] => 1996-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 9089 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828407.pdf [firstpage_image] =>[orig_patent_app_number] => 670576 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794396 [patent_doc_number] => 05821999 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Method and system for fractally interpolating intensity values for a single color component array obtained from a single color sensor' [patent_app_type] => 1 [patent_app_number] => 8/663642 [patent_app_country] => US [patent_app_date] => 1996-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3388 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821999.pdf [firstpage_image] =>[orig_patent_app_number] => 663642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950458 [patent_doc_number] => 05930170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Voltage selection circuit suitable for use as ESD protection circuit for EEPROM' [patent_app_type] => 1 [patent_app_number] => 8/651392 [patent_app_country] => US [patent_app_date] => 1996-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 5 [patent_no_of_words] => 2621 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930170.pdf [firstpage_image] =>[orig_patent_app_number] => 651392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3788438 [patent_doc_number] => 05818522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Image pickup apparatus for obtaining a better color image over a wider luminance range' [patent_app_type] => 1 [patent_app_number] => 8/633083 [patent_app_country] => US [patent_app_date] => 1996-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5800 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/818/05818522.pdf [firstpage_image] =>[orig_patent_app_number] => 633083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3806287 [patent_doc_number] => 05828409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Film scanner mount assembly for a solid state sensor' [patent_app_type] => 1 [patent_app_number] => 8/631593 [patent_app_country] => US [patent_app_date] => 1996-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1726 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828409.pdf [firstpage_image] =>[orig_patent_app_number] => 631593 [rel_patent_id] =>[rel_patent_doc_number] =>)