Richard Sukyoon Woo

Array ( [id] => 55043 [patent_doc_number] => 07768113 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-03 [patent_title] => 'Stackable tier structure comprising prefabricated high density feedthrough' [patent_app_type] => utility [patent_app_number] => 11/441908 [patent_app_country] => US [patent_app_date] => 2006-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 34 [patent_no_of_words] => 3754 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/768/07768113.pdf [firstpage_image] =>[orig_patent_app_number] => 11441908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5688388 [patent_doc_number] => 20060286703 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'Thin film transistor array panel and liquid crystal display including the same' [patent_app_type] => utility [patent_app_number] => 11/440789 [patent_app_country] => US [patent_app_date] => 2006-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 11132 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0286/20060286703.pdf [firstpage_image] =>[orig_patent_app_number] => 11440789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 274195 [patent_doc_number] => 07560359 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-14 [patent_title] => 'Methods of forming asymmetric recesses and gate structures that fill such recesses and related methods of forming semiconductor devices that include such recesses and gate structures' [patent_app_type] => utility [patent_app_number] => 11/440183 [patent_app_country] => US [patent_app_date] => 2006-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 27 [patent_no_of_words] => 14341 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/560/07560359.pdf [firstpage_image] =>[orig_patent_app_number] => 11440183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5697512 [patent_doc_number] => 20060214196 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-28 [patent_title] => 'Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same' [patent_app_type] => utility [patent_app_number] => 11/436745 [patent_app_country] => US [patent_app_date] => 2006-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10617 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20060214196.pdf [firstpage_image] =>[orig_patent_app_number] => 11436745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 585976 [patent_doc_number] => 07449746 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-11 [patent_title] => 'EEPROM with split gate source side injection' [patent_app_type] => utility [patent_app_number] => 11/278778 [patent_app_country] => US [patent_app_date] => 2006-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 39 [patent_no_of_words] => 14184 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/449/07449746.pdf [firstpage_image] =>[orig_patent_app_number] => 11278778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5593815 [patent_doc_number] => 20060157731 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-20 [patent_title] => 'Method of providing a CMOS output stage utilizing a buried power buss' [patent_app_type] => utility [patent_app_number] => 11/385419 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3383 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20060157731.pdf [firstpage_image] =>[orig_patent_app_number] => 11385419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7601464 [patent_doc_number] => 07385240 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-10 [patent_title] => 'Storage cell capacitor compatible with high dielectric constant materials' [patent_app_type] => utility [patent_app_number] => 11/276639 [patent_app_country] => US [patent_app_date] => 2006-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 55 [patent_no_of_words] => 9422 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/385/07385240.pdf [firstpage_image] =>[orig_patent_app_number] => 11276639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 914410 [patent_doc_number] => 07326656 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-05 [patent_title] => 'Method of forming a metal oxide dielectric' [patent_app_type] => utility [patent_app_number] => 11/362453 [patent_app_country] => US [patent_app_date] => 2006-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 16982 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/326/07326656.pdf [firstpage_image] =>[orig_patent_app_number] => 11362453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8446782 [patent_doc_number] => 08288837 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-16 [patent_title] => 'Semiconductor radiation detector optimized for detecting visible light' [patent_app_type] => utility [patent_app_number] => 12/087359 [patent_app_country] => US [patent_app_date] => 2006-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 69 [patent_no_of_words] => 12099 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12087359 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 592645 [patent_doc_number] => 07436017 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Semiconductor integrated circuit using a selective disposable spacer' [patent_app_type] => utility [patent_app_number] => 11/331659 [patent_app_country] => US [patent_app_date] => 2006-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 53 [patent_no_of_words] => 7291 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436017.pdf [firstpage_image] =>[orig_patent_app_number] => 11331659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5823799 [patent_doc_number] => 20060060981 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-23 [patent_title] => 'Production methods for a leadframe and electronic devices' [patent_app_type] => utility [patent_app_number] => 11/274249 [patent_app_country] => US [patent_app_date] => 2005-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 7070 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20060060981.pdf [firstpage_image] =>[orig_patent_app_number] => 11274249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 160113 [patent_doc_number] => 07675123 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-09 [patent_title] => 'Printable non-volatile passive memory element and method of making thereof' [patent_app_type] => utility [patent_app_number] => 11/259859 [patent_app_country] => US [patent_app_date] => 2005-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 11875 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/675/07675123.pdf [firstpage_image] =>[orig_patent_app_number] => 11259859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 807173 [patent_doc_number] => 07420219 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'White light emitting diode component having two phosphors and related phosphor and formation method' [patent_app_type] => utility [patent_app_number] => 11/162908 [patent_app_country] => US [patent_app_date] => 2005-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3107 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/420/07420219.pdf [firstpage_image] =>[orig_patent_app_number] => 11162908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5743230 [patent_doc_number] => 20060088955 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-27 [patent_title] => 'CHIP PACKAGE, CHIP PACKAGING, CHIP CARRIER AND PROCESS THEREOF' [patent_app_type] => utility [patent_app_number] => 11/162898 [patent_app_country] => US [patent_app_date] => 2005-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5005 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0088/20060088955.pdf [firstpage_image] =>[orig_patent_app_number] => 11162898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5774111 [patent_doc_number] => 20060103008 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-18 [patent_title] => 'HYPER THERMALLY ENHANCED SEMICONDUCTOR PACKAGE SYSTEM' [patent_app_type] => utility [patent_app_number] => 11/162828 [patent_app_country] => US [patent_app_date] => 2005-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3746 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0103/20060103008.pdf [firstpage_image] =>[orig_patent_app_number] => 11162828 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5828273 [patent_doc_number] => 20060063305 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-23 [patent_title] => 'PROCESS OF FABRICATING FLIP-CHIP PACKAGES' [patent_app_type] => utility [patent_app_number] => 11/162789 [patent_app_country] => US [patent_app_date] => 2005-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1951 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20060063305.pdf [firstpage_image] =>[orig_patent_app_number] => 11162789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5104435 [patent_doc_number] => 20070063310 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'A metal fuse for semiconductor devices and methods of manufacturing thereof' [patent_app_type] => utility [patent_app_number] => 11/162669 [patent_app_country] => US [patent_app_date] => 2005-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2591 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20070063310.pdf [firstpage_image] =>[orig_patent_app_number] => 11162669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5104456 [patent_doc_number] => 20070063331 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PLANAR INTERCONNECTS' [patent_app_type] => utility [patent_app_number] => 11/162629 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3405 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20070063331.pdf [firstpage_image] =>[orig_patent_app_number] => 11162629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5180614 [patent_doc_number] => 20070051956 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-08 [patent_title] => 'THIN FILM TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 11/162159 [patent_app_country] => US [patent_app_date] => 2005-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3753 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20070051956.pdf [firstpage_image] =>[orig_patent_app_number] => 11162159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6975557 [patent_doc_number] => 20050285272 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-29 [patent_title] => 'Conductive structures in integrated circuits' [patent_app_type] => utility [patent_app_number] => 11/216693 [patent_app_country] => US [patent_app_date] => 2005-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4186 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 23 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0285/20050285272.pdf [firstpage_image] =>[orig_patent_app_number] => 11216693 [rel_patent_id] =>[rel_patent_doc_number] =>)