Ricky D Shafer

Array ( [id] => 3062973 [patent_doc_number] => 05283887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-01 [patent_title] => 'Automatic document format conversion in an electronic mail system based upon user preference' [patent_app_type] => 1 [patent_app_number] => 7/629926 [patent_app_country] => US [patent_app_date] => 1990-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1852 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 496 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/283/05283887.pdf [firstpage_image] =>[orig_patent_app_number] => 629926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3089951 [patent_doc_number] => 05297268 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'ID protected memory with a readable/writable ID template' [patent_app_type] => 1 [patent_app_number] => 7/622297 [patent_app_country] => US [patent_app_date] => 1990-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 13781 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/297/05297268.pdf [firstpage_image] =>[orig_patent_app_number] => 622297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3050112 [patent_doc_number] => 05301305 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Apparatus for amplifying signals in ping-pong arrangement to reduce the frequency of amplification' [patent_app_type] => 1 [patent_app_number] => 7/616988 [patent_app_country] => US [patent_app_date] => 1990-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 7702 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301305.pdf [firstpage_image] =>[orig_patent_app_number] => 616988 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024814 [patent_doc_number] => 05276870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'View composition in a data base management system' [patent_app_type] => 1 [patent_app_number] => 7/595717 [patent_app_country] => US [patent_app_date] => 1990-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4381 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276870.pdf [firstpage_image] =>[orig_patent_app_number] => 595717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3108582 [patent_doc_number] => 05293499 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'Apparatus for executing a RISC store and RI instruction pair in two clock cycles' [patent_app_type] => 1 [patent_app_number] => 7/588494 [patent_app_country] => US [patent_app_date] => 1990-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3366 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 378 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/293/05293499.pdf [firstpage_image] =>[orig_patent_app_number] => 588494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2798894 [patent_doc_number] => 05155807 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-13 [patent_title] => 'Multi-processor communications channel utilizing random access/sequential access memories' [patent_app_type] => 1 [patent_app_number] => 7/582823 [patent_app_country] => US [patent_app_date] => 1990-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1856 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 307 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/155/05155807.pdf [firstpage_image] =>[orig_patent_app_number] => 582823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3464991 [patent_doc_number] => 05379379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Memory control unit with selective execution of queued read and write requests' [patent_app_type] => 1 [patent_app_number] => 7/580365 [patent_app_country] => US [patent_app_date] => 1990-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 9378 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379379.pdf [firstpage_image] =>[orig_patent_app_number] => 580365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2948604 [patent_doc_number] => 05247662 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-21 [patent_title] => 'Join processor for a relational database, using multiple auxiliary processors' [patent_app_type] => 1 [patent_app_number] => 7/576202 [patent_app_country] => US [patent_app_date] => 1990-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2868 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/247/05247662.pdf [firstpage_image] =>[orig_patent_app_number] => 576202 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3023501 [patent_doc_number] => 05276807 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Bus interface synchronization circuitry for reducing time between successive data transmission in a system using an asynchronous handshaking' [patent_app_type] => 1 [patent_app_number] => 7/556878 [patent_app_country] => US [patent_app_date] => 1990-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 3804 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276807.pdf [firstpage_image] =>[orig_patent_app_number] => 556878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2945241 [patent_doc_number] => 05233695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-03 [patent_title] => 'Microprocessor with a reduced size microprogram' [patent_app_type] => 1 [patent_app_number] => 7/552841 [patent_app_country] => US [patent_app_date] => 1990-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2762 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 300 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/233/05233695.pdf [firstpage_image] =>[orig_patent_app_number] => 552841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3050602 [patent_doc_number] => 05301329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Double unequal bus timeout' [patent_app_type] => 1 [patent_app_number] => 7/550206 [patent_app_country] => US [patent_app_date] => 1990-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2686 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301329.pdf [firstpage_image] =>[orig_patent_app_number] => 550206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2977015 [patent_doc_number] => 05265220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-23 [patent_title] => 'Address control device for effectively controlling an address storing operation even when a request is subsequently cancelled' [patent_app_type] => 1 [patent_app_number] => 7/549623 [patent_app_country] => US [patent_app_date] => 1990-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 8140 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 378 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/265/05265220.pdf [firstpage_image] =>[orig_patent_app_number] => 549623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2976777 [patent_doc_number] => 05274781 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-28 [patent_title] => 'Programmable controller module identification by interconnecting the input and output ports of a module in a predefined manner' [patent_app_type] => 1 [patent_app_number] => 7/550247 [patent_app_country] => US [patent_app_date] => 1990-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5706 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/274/05274781.pdf [firstpage_image] =>[orig_patent_app_number] => 550247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3059540 [patent_doc_number] => 05287522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'External procedure invocation apparatus utilizing internal branch vector interrupts and vector address generation, in a RISC chip' [patent_app_type] => 1 [patent_app_number] => 7/546347 [patent_app_country] => US [patent_app_date] => 1990-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2818 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287522.pdf [firstpage_image] =>[orig_patent_app_number] => 546347 [rel_patent_id] =>[rel_patent_doc_number] =>)