Ricky D Shafer

Array ( [id] => 2980557 [patent_doc_number] => 05202996 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-04-13 [patent_title] => 'Software structuring system and method by data table translation' [patent_app_type] => 1 [patent_app_number] => 7/527715 [patent_app_country] => US [patent_app_date] => 1990-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 23 [patent_no_of_words] => 6970 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 484 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/202/05202996.pdf [firstpage_image] =>[orig_patent_app_number] => 527715 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3850063 [patent_doc_number] => 05761493 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Apparatus and method for adding an associative query capability to a programming language' [patent_app_type] => 1 [patent_app_number] => 7/516369 [patent_app_country] => US [patent_app_date] => 1990-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 10316 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/761/05761493.pdf [firstpage_image] =>[orig_patent_app_number] => 516369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3078018 [patent_doc_number] => 05295253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-15 [patent_title] => 'Cache memory utilizing a two-phase synchronization signal for controlling saturation conditions of the cache' [patent_app_type] => 1 [patent_app_number] => 7/508965 [patent_app_country] => US [patent_app_date] => 1990-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 6651 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/295/05295253.pdf [firstpage_image] =>[orig_patent_app_number] => 508965 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3106838 [patent_doc_number] => 05369761 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Automatic and transparent denormalization support, wherein denormalization is achieved through appending of fields to base relations of a normalized database' [patent_app_type] => 1 [patent_app_number] => 7/502351 [patent_app_country] => US [patent_app_date] => 1990-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6173 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369761.pdf [firstpage_image] =>[orig_patent_app_number] => 502351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2998584 [patent_doc_number] => 05251299 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-05 [patent_title] => 'System for switching between processors in a multiprocessor system' [patent_app_type] => 1 [patent_app_number] => 7/523823 [patent_app_country] => US [patent_app_date] => 1990-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 51 [patent_no_of_words] => 10782 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/251/05251299.pdf [firstpage_image] =>[orig_patent_app_number] => 523823 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2914079 [patent_doc_number] => 05218695 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-08 [patent_title] => 'File server system having high-speed write execution' [patent_app_type] => 1 [patent_app_number] => 7/475368 [patent_app_country] => US [patent_app_date] => 1990-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 15909 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 377 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/218/05218695.pdf [firstpage_image] =>[orig_patent_app_number] => 475368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3058482 [patent_doc_number] => 05287469 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'Electrically erasable and programmable non-volatile memory (EEPROM), wherein write pulses can be interrupted by subsequently received read requests' [patent_app_type] => 1 [patent_app_number] => 7/457245 [patent_app_country] => US [patent_app_date] => 1989-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4534 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 284 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/287/05287469.pdf [firstpage_image] =>[orig_patent_app_number] => 457245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3025008 [patent_doc_number] => 05276880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Method for parsing and representing multi-versioned computer programs, for simultaneous and synchronous processing of the plural parses' [patent_app_type] => 1 [patent_app_number] => 7/451493 [patent_app_country] => US [patent_app_date] => 1989-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4741 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276880.pdf [firstpage_image] =>[orig_patent_app_number] => 451493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3023757 [patent_doc_number] => 05276819 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Horizontal computer having register multiconnect for operand address generation during execution of iterations of a loop of program code' [patent_app_type] => 1 [patent_app_number] => 7/445136 [patent_app_country] => US [patent_app_date] => 1989-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 23311 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276819.pdf [firstpage_image] =>[orig_patent_app_number] => 445136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3071299 [patent_doc_number] => 05339447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Ones counting circuit, utilizing a matrix of interconnected half-adders, for counting the number of ones in a binary string of image data' [patent_app_type] => 1 [patent_app_number] => 7/437857 [patent_app_country] => US [patent_app_date] => 1989-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 64 [patent_no_of_words] => 37157 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/339/05339447.pdf [firstpage_image] =>[orig_patent_app_number] => 437857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2902010 [patent_doc_number] => 05239649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-24 [patent_title] => 'Channel path load balancing, through selection of storage volumes to be processed, for long running applications' [patent_app_type] => 1 [patent_app_number] => 7/428542 [patent_app_country] => US [patent_app_date] => 1989-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 7999 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/239/05239649.pdf [firstpage_image] =>[orig_patent_app_number] => 428542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2908339 [patent_doc_number] => 05241671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-31 [patent_title] => 'Multimedia search system using a plurality of entry path means which indicate interrelatedness of information' [patent_app_type] => 1 [patent_app_number] => 7/426917 [patent_app_country] => US [patent_app_date] => 1989-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 23 [patent_no_of_words] => 13525 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/241/05241671.pdf [firstpage_image] =>[orig_patent_app_number] => 426917 [rel_patent_id] =>[rel_patent_doc_number] =>)