Search

Rijue Mai

Examiner (ID: 14636)

Most Active Art Unit
2182
Art Unit(s)
2787, 2182
Total Applications
378
Issued Applications
354
Pending Applications
15
Abandoned Applications
9

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 1169647 [patent_doc_number] => 06766390 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Inter-system connection adapter and terminal' [patent_app_type] => B2 [patent_app_number] => 10/296807 [patent_app_country] => US [patent_app_date] => 2002-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3211 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/766/06766390.pdf [firstpage_image] =>[orig_patent_app_number] => 10296807 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/296807
Inter-system connection adapter and terminal Nov 26, 2002 Issued
Array ( [id] => 1165384 [patent_doc_number] => 06772247 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-03 [patent_title] => 'Circuit for merging and aligning prepend data and payload data' [patent_app_type] => B2 [patent_app_number] => 10/300315 [patent_app_country] => US [patent_app_date] => 2002-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3200 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/772/06772247.pdf [firstpage_image] =>[orig_patent_app_number] => 10300315 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/300315
Circuit for merging and aligning prepend data and payload data Nov 18, 2002 Issued
Array ( [id] => 1186286 [patent_doc_number] => 06742053 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-25 [patent_title] => 'Two-dimensional execution queue for host adapters' [patent_app_type] => B1 [patent_app_number] => 10/295618 [patent_app_country] => US [patent_app_date] => 2002-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 10825 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/742/06742053.pdf [firstpage_image] =>[orig_patent_app_number] => 10295618 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/295618
Two-dimensional execution queue for host adapters Nov 13, 2002 Issued
Array ( [id] => 1201087 [patent_doc_number] => 06728891 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-04-27 [patent_title] => 'Method and circuit for performing automatic power on reset of an integrated circuit' [patent_app_type] => B2 [patent_app_number] => 10/241090 [patent_app_country] => US [patent_app_date] => 2002-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3294 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/728/06728891.pdf [firstpage_image] =>[orig_patent_app_number] => 10241090 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/241090
Method and circuit for performing automatic power on reset of an integrated circuit Sep 9, 2002 Issued
Array ( [id] => 1229003 [patent_doc_number] => 06701393 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-02 [patent_title] => 'Systems and methods for managing storage location descriptors' [patent_app_type] => B1 [patent_app_number] => 10/185814 [patent_app_country] => US [patent_app_date] => 2002-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9122 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/701/06701393.pdf [firstpage_image] =>[orig_patent_app_number] => 10185814 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/185814
Systems and methods for managing storage location descriptors Jun 26, 2002 Issued
Array ( [id] => 1225433 [patent_doc_number] => 06704814 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-09 [patent_title] => 'Portable CD player and burner' [patent_app_type] => B2 [patent_app_number] => 10/179253 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2661 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 393 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/704/06704814.pdf [firstpage_image] =>[orig_patent_app_number] => 10179253 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/179253
Portable CD player and burner Jun 25, 2002 Issued
Array ( [id] => 1161168 [patent_doc_number] => 06775717 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-10 [patent_title] => 'Method and apparatus for reducing latency due to set up time between DMA transfers' [patent_app_type] => B1 [patent_app_number] => 10/177382 [patent_app_country] => US [patent_app_date] => 2002-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4372 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/775/06775717.pdf [firstpage_image] =>[orig_patent_app_number] => 10177382 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/177382
Method and apparatus for reducing latency due to set up time between DMA transfers Jun 20, 2002 Issued
Array ( [id] => 1295094 [patent_doc_number] => 06640310 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-28 [patent_title] => 'Clock system for multiple component system' [patent_app_type] => B2 [patent_app_number] => 10/176209 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 3310 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/640/06640310.pdf [firstpage_image] =>[orig_patent_app_number] => 10176209 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/176209
Clock system for multiple component system Jun 19, 2002 Issued
Array ( [id] => 1366788 [patent_doc_number] => 06584570 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-24 [patent_title] => 'Codec system with shadow buffers and method of performing a power down/suspend operation on this codec system' [patent_app_type] => B2 [patent_app_number] => 10/154218 [patent_app_country] => US [patent_app_date] => 2002-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3278 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584570.pdf [firstpage_image] =>[orig_patent_app_number] => 10154218 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/154218
Codec system with shadow buffers and method of performing a power down/suspend operation on this codec system May 19, 2002 Issued
Array ( [id] => 1360856 [patent_doc_number] => 06587891 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-01 [patent_title] => 'Method and apparatus for determining position using a handheld personal computer and a cradle' [patent_app_type] => B1 [patent_app_number] => 10/136878 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5488 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/587/06587891.pdf [firstpage_image] =>[orig_patent_app_number] => 10136878 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/136878
Method and apparatus for determining position using a handheld personal computer and a cradle Apr 29, 2002 Issued
Array ( [id] => 1250270 [patent_doc_number] => 06675294 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'Method and apparatus for maintaining and configuring systems' [patent_app_type] => B1 [patent_app_number] => 10/132590 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 12217 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/675/06675294.pdf [firstpage_image] =>[orig_patent_app_number] => 10132590 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/132590
Method and apparatus for maintaining and configuring systems Apr 24, 2002 Issued
Array ( [id] => 1178744 [patent_doc_number] => 06757755 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-29 [patent_title] => 'Peripheral interface circuit for handling graphics responses in an I/O node of a computer system' [patent_app_type] => B2 [patent_app_number] => 10/093346 [patent_app_country] => US [patent_app_date] => 2002-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14621 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/757/06757755.pdf [firstpage_image] =>[orig_patent_app_number] => 10093346 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/093346
Peripheral interface circuit for handling graphics responses in an I/O node of a computer system Mar 6, 2002 Issued
Array ( [id] => 1400618 [patent_doc_number] => 06564272 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-13 [patent_title] => 'Non-coherent cache buffer for read accesses to system memory' [patent_app_type] => B1 [patent_app_number] => 10/082766 [patent_app_country] => US [patent_app_date] => 2002-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4562 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/564/06564272.pdf [firstpage_image] =>[orig_patent_app_number] => 10082766 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/082766
Non-coherent cache buffer for read accesses to system memory Feb 24, 2002 Issued
Array ( [id] => 1218081 [patent_doc_number] => 06711633 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-23 [patent_title] => '4:2 compressor circuit for use in an arithmetic unit' [patent_app_type] => B2 [patent_app_number] => 10/059607 [patent_app_country] => US [patent_app_date] => 2002-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 7067 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711633.pdf [firstpage_image] =>[orig_patent_app_number] => 10059607 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/059607
4:2 compressor circuit for use in an arithmetic unit Jan 29, 2002 Issued
Array ( [id] => 6369192 [patent_doc_number] => 20020059480 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-05-16 [patent_title] => 'Method and apparatus for selecting computer programs based on an error detection mechanism' [patent_app_type] => new [patent_app_number] => 10/039149 [patent_app_country] => US [patent_app_date] => 2002-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9454 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20020059480.pdf [firstpage_image] =>[orig_patent_app_number] => 10039149 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/039149
Method and apparatus for determining compatibility of computer programs Jan 3, 2002 Issued
Array ( [id] => 5848291 [patent_doc_number] => 20020133648 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Data queue system' [patent_app_type] => new [patent_app_number] => 10/035000 [patent_app_country] => US [patent_app_date] => 2001-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 6270 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20020133648.pdf [firstpage_image] =>[orig_patent_app_number] => 10035000 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/035000
Data queue system Dec 27, 2001 Issued
Array ( [id] => 1234172 [patent_doc_number] => 06697890 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-24 [patent_title] => 'I/O node for a computer system including an integrated I/O interface' [patent_app_type] => B1 [patent_app_number] => 10/034878 [patent_app_country] => US [patent_app_date] => 2001-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4056 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/697/06697890.pdf [firstpage_image] =>[orig_patent_app_number] => 10034878 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/034878
I/O node for a computer system including an integrated I/O interface Dec 26, 2001 Issued
Array ( [id] => 1185748 [patent_doc_number] => 06745266 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-01 [patent_title] => 'Method and apparatus for disk cache translation between systems' [patent_app_type] => B1 [patent_app_number] => 10/027069 [patent_app_country] => US [patent_app_date] => 2001-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5025 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/745/06745266.pdf [firstpage_image] =>[orig_patent_app_number] => 10027069 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/027069
Method and apparatus for disk cache translation between systems Dec 20, 2001 Issued
Array ( [id] => 6684971 [patent_doc_number] => 20030120835 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Single descriptor scatter gather data transfer to or from a host processor' [patent_app_type] => new [patent_app_number] => 10/032029 [patent_app_country] => US [patent_app_date] => 2001-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3743 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20030120835.pdf [firstpage_image] =>[orig_patent_app_number] => 10032029 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/032029
Single descriptor scatter gather data transfer to or from a host processor Dec 20, 2001 Issued
Array ( [id] => 1184552 [patent_doc_number] => 06748462 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Activity-based remote control device' [patent_app_type] => B2 [patent_app_number] => 10/027332 [patent_app_country] => US [patent_app_date] => 2001-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4018 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/748/06748462.pdf [firstpage_image] =>[orig_patent_app_number] => 10027332 [rel_patent_id] =>[rel_patent_doc_number] =>)
10/027332
Activity-based remote control device Dec 19, 2001 Issued
Menu