| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 1460086
[patent_doc_number] => 06463528
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Method and apparatus for simplifying the configuration of several models of customer premise equipment'
[patent_app_type] => B1
[patent_app_number] => 09/294595
[patent_app_country] => US
[patent_app_date] => 1999-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8941
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463528.pdf
[firstpage_image] =>[orig_patent_app_number] => 09294595
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/294595 | Method and apparatus for simplifying the configuration of several models of customer premise equipment | Apr 19, 1999 | Issued |
Array
(
[id] => 1539069
[patent_doc_number] => 06412030
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-25
[patent_title] => 'System and method to optimize read performance while accepting write data in a PCI bus architecture'
[patent_app_type] => B1
[patent_app_number] => 09/293077
[patent_app_country] => US
[patent_app_date] => 1999-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5642
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/412/06412030.pdf
[firstpage_image] =>[orig_patent_app_number] => 09293077
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/293077 | System and method to optimize read performance while accepting write data in a PCI bus architecture | Apr 15, 1999 | Issued |
Array
(
[id] => 1604457
[patent_doc_number] => 06434643
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Transmission of status information by a selected one of multiple transfer modes based on the cause for sending the status information'
[patent_app_type] => B1
[patent_app_number] => 09/291921
[patent_app_country] => US
[patent_app_date] => 1999-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5261
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/434/06434643.pdf
[firstpage_image] =>[orig_patent_app_number] => 09291921
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291921 | Transmission of status information by a selected one of multiple transfer modes based on the cause for sending the status information | Apr 13, 1999 | Issued |
Array
(
[id] => 1471833
[patent_doc_number] => 06460091
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Address decoding circuit and method for identifying individual addresses and selecting a desired one of a plurality of peripheral macros'
[patent_app_type] => B1
[patent_app_number] => 09/291221
[patent_app_country] => US
[patent_app_date] => 1999-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4699
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/460/06460091.pdf
[firstpage_image] =>[orig_patent_app_number] => 09291221
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291221 | Address decoding circuit and method for identifying individual addresses and selecting a desired one of a plurality of peripheral macros | Apr 12, 1999 | Issued |
Array
(
[id] => 1604522
[patent_doc_number] => 06434708
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Programmable timer & methods for scheduling time slices executed by a controller circuit'
[patent_app_type] => B1
[patent_app_number] => 09/289275
[patent_app_country] => US
[patent_app_date] => 1999-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3944
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/434/06434708.pdf
[firstpage_image] =>[orig_patent_app_number] => 09289275
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/289275 | Programmable timer & methods for scheduling time slices executed by a controller circuit | Apr 8, 1999 | Issued |
Array
(
[id] => 1381149
[patent_doc_number] => 06574685
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Sampling tuning system including replay of a selected data stream'
[patent_app_type] => B1
[patent_app_number] => 09/288060
[patent_app_country] => US
[patent_app_date] => 1999-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 7186
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/574/06574685.pdf
[firstpage_image] =>[orig_patent_app_number] => 09288060
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/288060 | Sampling tuning system including replay of a selected data stream | Apr 6, 1999 | Issued |
Array
(
[id] => 1485094
[patent_doc_number] => 06453413
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-17
[patent_title] => 'Method for pre-installing software programs which allows customizable combinations of configurations'
[patent_app_type] => B1
[patent_app_number] => 09/280895
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2181
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/453/06453413.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280895
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280895 | Method for pre-installing software programs which allows customizable combinations of configurations | Mar 28, 1999 | Issued |
Array
(
[id] => 1339485
[patent_doc_number] => 06601165
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-29
[patent_title] => 'Apparatus and method for implementing fault resilient booting in a multi-processor system by using a flush command to control resetting of the processors and isolating failed processors'
[patent_app_type] => B2
[patent_app_number] => 09/276846
[patent_app_country] => US
[patent_app_date] => 1999-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4328
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/601/06601165.pdf
[firstpage_image] =>[orig_patent_app_number] => 09276846
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276846 | Apparatus and method for implementing fault resilient booting in a multi-processor system by using a flush command to control resetting of the processors and isolating failed processors | Mar 25, 1999 | Issued |
Array
(
[id] => 1553027
[patent_doc_number] => 06446200
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-03
[patent_title] => 'Service management'
[patent_app_type] => B1
[patent_app_number] => 09/276452
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 40
[patent_no_of_words] => 20020
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/446/06446200.pdf
[firstpage_image] =>[orig_patent_app_number] => 09276452
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276452 | Service management | Mar 24, 1999 | Issued |
Array
(
[id] => 1567610
[patent_doc_number] => 06438704
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'System and method for scheduling use of system resources among a plurality of limited users'
[patent_app_type] => B1
[patent_app_number] => 09/276525
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 15586
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/438/06438704.pdf
[firstpage_image] =>[orig_patent_app_number] => 09276525
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276525 | System and method for scheduling use of system resources among a plurality of limited users | Mar 24, 1999 | Issued |
Array
(
[id] => 1567534
[patent_doc_number] => 06438688
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'Method and computer for locally and remotely updating a basic input output system (BIOS) utilizing one update file'
[patent_app_type] => B1
[patent_app_number] => 09/275590
[patent_app_country] => US
[patent_app_date] => 1999-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2309
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/438/06438688.pdf
[firstpage_image] =>[orig_patent_app_number] => 09275590
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275590 | Method and computer for locally and remotely updating a basic input output system (BIOS) utilizing one update file | Mar 23, 1999 | Issued |
Array
(
[id] => 1604519
[patent_doc_number] => 06434705
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Method and apparatus for interfacing isochronous communication systems'
[patent_app_type] => B1
[patent_app_number] => 09/270196
[patent_app_country] => US
[patent_app_date] => 1999-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4807
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/434/06434705.pdf
[firstpage_image] =>[orig_patent_app_number] => 09270196
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/270196 | Method and apparatus for interfacing isochronous communication systems | Mar 14, 1999 | Issued |
Array
(
[id] => 1509061
[patent_doc_number] => 06467038
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-15
[patent_title] => 'Method for supporting optical international language modules flashed into ROM'
[patent_app_type] => B1
[patent_app_number] => 09/267547
[patent_app_country] => US
[patent_app_date] => 1999-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7858
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/467/06467038.pdf
[firstpage_image] =>[orig_patent_app_number] => 09267547
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/267547 | Method for supporting optical international language modules flashed into ROM | Mar 11, 1999 | Issued |
Array
(
[id] => 1519734
[patent_doc_number] => 06421786
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-16
[patent_title] => 'Virtual system time management system utilizing a time storage area and time converting mechanism'
[patent_app_type] => B1
[patent_app_number] => 09/266781
[patent_app_country] => US
[patent_app_date] => 1999-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3780
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/421/06421786.pdf
[firstpage_image] =>[orig_patent_app_number] => 09266781
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/266781 | Virtual system time management system utilizing a time storage area and time converting mechanism | Mar 11, 1999 | Issued |
Array
(
[id] => 1456839
[patent_doc_number] => 06457124
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-24
[patent_title] => 'Microcomputer having address diversion means for remapping an on-chip device to an external port'
[patent_app_type] => B1
[patent_app_number] => 09/268073
[patent_app_country] => US
[patent_app_date] => 1999-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 13255
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/457/06457124.pdf
[firstpage_image] =>[orig_patent_app_number] => 09268073
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/268073 | Microcomputer having address diversion means for remapping an on-chip device to an external port | Mar 11, 1999 | Issued |
Array
(
[id] => 1462366
[patent_doc_number] => 06427176
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-30
[patent_title] => 'Method and apparatus for maintaining system labeling based on stored configuration labeling information'
[patent_app_type] => B1
[patent_app_number] => 09/262023
[patent_app_country] => US
[patent_app_date] => 1999-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6747
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/427/06427176.pdf
[firstpage_image] =>[orig_patent_app_number] => 09262023
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/262023 | Method and apparatus for maintaining system labeling based on stored configuration labeling information | Mar 3, 1999 | Issued |
Array
(
[id] => 7638654
[patent_doc_number] => 06397267
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Redirected I/O for scalable performance storage architecture'
[patent_app_type] => B1
[patent_app_number] => 09/261978
[patent_app_country] => US
[patent_app_date] => 1999-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8424
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/397/06397267.pdf
[firstpage_image] =>[orig_patent_app_number] => 09261978
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/261978 | Redirected I/O for scalable performance storage architecture | Mar 3, 1999 | Issued |
Array
(
[id] => 1466091
[patent_doc_number] => 06393498
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-21
[patent_title] => 'System for reducing processor workloads with memory remapping techniques'
[patent_app_type] => B1
[patent_app_number] => 09/260637
[patent_app_country] => US
[patent_app_date] => 1999-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4567
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/393/06393498.pdf
[firstpage_image] =>[orig_patent_app_number] => 09260637
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/260637 | System for reducing processor workloads with memory remapping techniques | Mar 1, 1999 | Issued |
Array
(
[id] => 7638653
[patent_doc_number] => 06397268
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Tracking PCI bus numbers that change during re-configuration'
[patent_app_type] => B1
[patent_app_number] => 09/260754
[patent_app_country] => US
[patent_app_date] => 1999-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6983
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/397/06397268.pdf
[firstpage_image] =>[orig_patent_app_number] => 09260754
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/260754 | Tracking PCI bus numbers that change during re-configuration | Mar 1, 1999 | Issued |
Array
(
[id] => 1533231
[patent_doc_number] => 06480961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-11-12
[patent_title] => 'Secure streaming of digital audio/visual content'
[patent_app_type] => B2
[patent_app_number] => 09/261055
[patent_app_country] => US
[patent_app_date] => 1999-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2676
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/480/06480961.pdf
[firstpage_image] =>[orig_patent_app_number] => 09261055
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/261055 | Secure streaming of digital audio/visual content | Mar 1, 1999 | Issued |