Robert A. Rose

Array ( [id] => 377397 [patent_doc_number] => 07312498 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-25 [patent_title] => 'Nonvolatile semiconductor memory cell and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/331228 [patent_app_country] => US [patent_app_date] => 2006-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 21 [patent_no_of_words] => 6122 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/312/07312498.pdf [firstpage_image] =>[orig_patent_app_number] => 11331228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 440110 [patent_doc_number] => 07259395 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-21 [patent_title] => 'Dual panel type organic electroluminescent display device and manufacturing method for the same' [patent_app_type] => utility [patent_app_number] => 11/324265 [patent_app_country] => US [patent_app_date] => 2006-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 43 [patent_no_of_words] => 7771 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 702 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/259/07259395.pdf [firstpage_image] =>[orig_patent_app_number] => 11324265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 425467 [patent_doc_number] => 07271450 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-18 [patent_title] => 'Dual-gate structure and method of fabricating integrated circuits having dual-gate structures' [patent_app_type] => utility [patent_app_number] => 11/303530 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3014 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/271/07271450.pdf [firstpage_image] =>[orig_patent_app_number] => 11303530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5116942 [patent_doc_number] => 20070138656 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Providing a metal layer in a semiconductor package' [patent_app_type] => utility [patent_app_number] => 11/300720 [patent_app_country] => US [patent_app_date] => 2005-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2307 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20070138656.pdf [firstpage_image] =>[orig_patent_app_number] => 11300720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5116930 [patent_doc_number] => 20070138644 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-21 [patent_title] => 'Structure and method of making capped chip having discrete article assembled into vertical interconnect' [patent_app_type] => utility [patent_app_number] => 11/300900 [patent_app_country] => US [patent_app_date] => 2005-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 16331 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20070138644.pdf [firstpage_image] =>[orig_patent_app_number] => 11300900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6294970 [patent_doc_number] => 20100065885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-18 [patent_title] => 'SOI DEVICE WITH MORE IMMUNITY FROM STUBSTRATE VOLTAGE' [patent_app_type] => utility [patent_app_number] => 11/813018 [patent_app_country] => US [patent_app_date] => 2005-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4836 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20100065885.pdf [firstpage_image] =>[orig_patent_app_number] => 11813018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5908776 [patent_doc_number] => 20060124928 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Integrated circuit disabling' [patent_app_type] => utility [patent_app_number] => 11/302620 [patent_app_country] => US [patent_app_date] => 2005-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2707 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20060124928.pdf [firstpage_image] =>[orig_patent_app_number] => 11302620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5911361 [patent_doc_number] => 20060126423 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Memory element and memory device' [patent_app_type] => utility [patent_app_number] => 11/302781 [patent_app_country] => US [patent_app_date] => 2005-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9154 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20060126423.pdf [firstpage_image] =>[orig_patent_app_number] => 11302781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 904338 [patent_doc_number] => 07335955 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-26 [patent_title] => 'ESD protection for passive integrated devices' [patent_app_type] => utility [patent_app_number] => 11/300710 [patent_app_country] => US [patent_app_date] => 2005-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 25 [patent_no_of_words] => 5981 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/335/07335955.pdf [firstpage_image] =>[orig_patent_app_number] => 11300710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 349172 [patent_doc_number] => 07495290 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-24 [patent_title] => 'Semiconductor devices and methods of manufacture thereof' [patent_app_type] => utility [patent_app_number] => 11/300050 [patent_app_country] => US [patent_app_date] => 2005-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 8340 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/495/07495290.pdf [firstpage_image] =>[orig_patent_app_number] => 11300050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5805200 [patent_doc_number] => 20060091553 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Wiring board and method for producing same' [patent_app_type] => utility [patent_app_number] => 11/302582 [patent_app_country] => US [patent_app_date] => 2005-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6347 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20060091553.pdf [firstpage_image] =>[orig_patent_app_number] => 11302582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 844073 [patent_doc_number] => 07388270 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-17 [patent_title] => 'Method of fabricating CMOS image sensor' [patent_app_type] => utility [patent_app_number] => 11/301830 [patent_app_country] => US [patent_app_date] => 2005-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2793 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/388/07388270.pdf [firstpage_image] =>[orig_patent_app_number] => 11301830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5250635 [patent_doc_number] => 20070132091 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Thermal enhanced upper and dual heat sink exposed molded leadless package' [patent_app_type] => utility [patent_app_number] => 11/299270 [patent_app_country] => US [patent_app_date] => 2005-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3549 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20070132091.pdf [firstpage_image] =>[orig_patent_app_number] => 11299270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5690606 [patent_doc_number] => 20060150751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-13 [patent_title] => 'Power semiconductor module' [patent_app_type] => utility [patent_app_number] => 11/297980 [patent_app_country] => US [patent_app_date] => 2005-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2667 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20060150751.pdf [firstpage_image] =>[orig_patent_app_number] => 11297980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7601479 [patent_doc_number] => 07385225 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-10 [patent_title] => 'Surface emitting type device, and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/297400 [patent_app_country] => US [patent_app_date] => 2005-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 8400 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/385/07385225.pdf [firstpage_image] =>[orig_patent_app_number] => 11297400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5692806 [patent_doc_number] => 20060152952 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-13 [patent_title] => 'Power semiconductor module with auxiliary connection' [patent_app_type] => utility [patent_app_number] => 11/297690 [patent_app_country] => US [patent_app_date] => 2005-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5056 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20060152952.pdf [firstpage_image] =>[orig_patent_app_number] => 11297690 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5863202 [patent_doc_number] => 20060097332 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-11 [patent_title] => 'Semiconductor device, carrier, card reader, methods of initializing and checking authenticity' [patent_app_type] => utility [patent_app_number] => 11/299173 [patent_app_country] => US [patent_app_date] => 2005-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6949 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20060097332.pdf [firstpage_image] =>[orig_patent_app_number] => 11299173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 925903 [patent_doc_number] => 07317201 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-08 [patent_title] => 'Method of producing a microelectronic electrode structure, and microelectronic electrode structure' [patent_app_type] => utility [patent_app_number] => 11/296740 [patent_app_country] => US [patent_app_date] => 2005-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 2602 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/317/07317201.pdf [firstpage_image] =>[orig_patent_app_number] => 11296740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5863201 [patent_doc_number] => 20060097331 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-11 [patent_title] => 'Sensor device' [patent_app_type] => utility [patent_app_number] => 11/294580 [patent_app_country] => US [patent_app_date] => 2005-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9266 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20060097331.pdf [firstpage_image] =>[orig_patent_app_number] => 11294580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 300180 [patent_doc_number] => 07538384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-26 [patent_title] => 'Non-volatile memory array structure' [patent_app_type] => utility [patent_app_number] => 11/294280 [patent_app_country] => US [patent_app_date] => 2005-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 3777 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/538/07538384.pdf [firstpage_image] =>[orig_patent_app_number] => 11294280 [rel_patent_id] =>[rel_patent_doc_number] =>)