Robert A. Rose

Array ( [id] => 7183515 [patent_doc_number] => 20050161820 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Integrated circuit with conductive grid for power distribution' [patent_app_type] => utility [patent_app_number] => 10/765810 [patent_app_country] => US [patent_app_date] => 2004-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2912 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20050161820.pdf [firstpage_image] =>[orig_patent_app_number] => 10765810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7677547 [patent_doc_number] => 20040152279 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Semiconductor latches and SRAM devices' [patent_app_type] => new [patent_app_number] => 10/764048 [patent_app_country] => US [patent_app_date] => 2004-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 17092 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20040152279.pdf [firstpage_image] =>[orig_patent_app_number] => 10764048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7414704 [patent_doc_number] => 20040159869 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'Memory array with high temperature wiring' [patent_app_type] => new [patent_app_number] => 10/765406 [patent_app_country] => US [patent_app_date] => 2004-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5040 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20040159869.pdf [firstpage_image] =>[orig_patent_app_number] => 10765406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7415243 [patent_doc_number] => 20040159943 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-19 [patent_title] => 'Semiconductor device and method for designing the same' [patent_app_type] => new [patent_app_number] => 10/761310 [patent_app_country] => US [patent_app_date] => 2004-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3335 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20040159943.pdf [firstpage_image] =>[orig_patent_app_number] => 10761310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7407066 [patent_doc_number] => 20040227173 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Semiconductor devices with scalable two transistor memory cells and methods of fabricating the same' [patent_app_type] => new [patent_app_number] => 10/763016 [patent_app_country] => US [patent_app_date] => 2004-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 6087 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20040227173.pdf [firstpage_image] =>[orig_patent_app_number] => 10763016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1093911 [patent_doc_number] => 06825526 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-30 [patent_title] => 'Structure for increasing drive current in a memory array and related method' [patent_app_type] => B1 [patent_app_number] => 10/759809 [patent_app_country] => US [patent_app_date] => 2004-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3166 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/825/06825526.pdf [firstpage_image] =>[orig_patent_app_number] => 10759809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7273002 [patent_doc_number] => 20040232453 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Method for manufacturing a semiconductor device' [patent_app_type] => new [patent_app_number] => 10/759609 [patent_app_country] => US [patent_app_date] => 2004-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 7877 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232453.pdf [firstpage_image] =>[orig_patent_app_number] => 10759609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6981173 [patent_doc_number] => 20050151241 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-14 [patent_title] => 'MULTILAYER CERAMIC SUBSTRATE WITH SINGLE VIA ANCHORED PAD AND METHOD OF FORMING' [patent_app_type] => utility [patent_app_number] => 10/707810 [patent_app_country] => US [patent_app_date] => 2004-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2702 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20050151241.pdf [firstpage_image] =>[orig_patent_app_number] => 10707810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7420773 [patent_doc_number] => 20040183110 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'MAGNETIC MEMORY UNIT AND MAGNETIC MEMORY ARRAY' [patent_app_type] => new [patent_app_number] => 10/754910 [patent_app_country] => US [patent_app_date] => 2004-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 9242 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20040183110.pdf [firstpage_image] =>[orig_patent_app_number] => 10754910 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1005902 [patent_doc_number] => 06906349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Polysilicon thin film transistor array panel and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/752510 [patent_app_country] => US [patent_app_date] => 2004-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 5557 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906349.pdf [firstpage_image] =>[orig_patent_app_number] => 10752510 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7612400 [patent_doc_number] => 06903437 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-07 [patent_title] => 'Semiconductor devices, capacitor antifuses, dynamic random access memories, and cell plate bias connection methods' [patent_app_type] => utility [patent_app_number] => 10/753914 [patent_app_country] => US [patent_app_date] => 2004-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 4517 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/903/06903437.pdf [firstpage_image] =>[orig_patent_app_number] => 10753914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7309228 [patent_doc_number] => 20040142526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-22 [patent_title] => 'Fuse boxes with guard rings for integrated circuits and integrated circuits including the same' [patent_app_type] => new [patent_app_number] => 10/752210 [patent_app_country] => US [patent_app_date] => 2004-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 8954 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20040142526.pdf [firstpage_image] =>[orig_patent_app_number] => 10752210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7616724 [patent_doc_number] => 06946718 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-20 [patent_title] => 'Integrated fuse for multilayered structure' [patent_app_type] => utility [patent_app_number] => 10/751710 [patent_app_country] => US [patent_app_date] => 2004-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4564 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/946/06946718.pdf [firstpage_image] =>[orig_patent_app_number] => 10751710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7072755 [patent_doc_number] => 20050146021 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-07 [patent_title] => 'System and method for high performance heat sink for multiple chip devices' [patent_app_type] => utility [patent_app_number] => 10/749610 [patent_app_country] => US [patent_app_date] => 2003-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2061 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20050146021.pdf [firstpage_image] =>[orig_patent_app_number] => 10749610 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1056819 [patent_doc_number] => 06855974 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-15 [patent_title] => 'Ferroelectric capacitor, process for production thereof and semiconductor device using the same' [patent_app_type] => utility [patent_app_number] => 10/743814 [patent_app_country] => US [patent_app_date] => 2003-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6604 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/855/06855974.pdf [firstpage_image] =>[orig_patent_app_number] => 10743814 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 770100 [patent_doc_number] => 07005677 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Dual panel type organic electroluminescent display device and manufacturing method for the same' [patent_app_type] => utility [patent_app_number] => 10/743010 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 43 [patent_no_of_words] => 7738 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005677.pdf [firstpage_image] =>[orig_patent_app_number] => 10743010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6994076 [patent_doc_number] => 20050133852 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-23 [patent_title] => 'High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines' [patent_app_type] => utility [patent_app_number] => 10/745014 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 34 [patent_no_of_words] => 17209 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20050133852.pdf [firstpage_image] =>[orig_patent_app_number] => 10745014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 996829 [patent_doc_number] => 06914271 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'High-voltage bidirectional switch' [patent_app_type] => utility [patent_app_number] => 10/744412 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2705 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914271.pdf [firstpage_image] =>[orig_patent_app_number] => 10744412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 968897 [patent_doc_number] => 06940174 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Metallic photonic box and its fabrication techniques' [patent_app_type] => utility [patent_app_number] => 10/746908 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 3430 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/940/06940174.pdf [firstpage_image] =>[orig_patent_app_number] => 10746908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7323335 [patent_doc_number] => 20040251461 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-16 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/735710 [patent_app_country] => US [patent_app_date] => 2003-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4697 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20040251461.pdf [firstpage_image] =>[orig_patent_app_number] => 10735710 [rel_patent_id] =>[rel_patent_doc_number] =>)