
Robert A. Rose
Examiner (ID: 12998, Phone: (571)272-4494 , Office: P/3727 )
| Most Active Art Unit | 3723 |
| Art Unit(s) | 3723, 3727, 3203, 2899 |
| Total Applications | 3154 |
| Issued Applications | 2531 |
| Pending Applications | 105 |
| Abandoned Applications | 520 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11532517
[patent_doc_number] => 20170092496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'Methods of Forming Etch Masks for Sub-Resolution Substrate Patterning'
[patent_app_type] => utility
[patent_app_number] => 15/270717
[patent_app_country] => US
[patent_app_date] => 2016-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4509
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15270717
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/270717 | Methods of forming etch masks for sub-resolution substrate patterning | Sep 19, 2016 | Issued |
Array
(
[id] => 11831835
[patent_doc_number] => 09728585
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-08
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 15/270682
[patent_app_country] => US
[patent_app_date] => 2016-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 4234
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15270682
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/270682 | Semiconductor memory device | Sep 19, 2016 | Issued |
Array
(
[id] => 12936505
[patent_doc_number] => 09831403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-28
[patent_title] => Semiconductor light-emitting device
[patent_app_type] => utility
[patent_app_number] => 15/250474
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 26
[patent_no_of_words] => 9470
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250474
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250474 | Semiconductor light-emitting device | Aug 28, 2016 | Issued |
Array
(
[id] => 12109161
[patent_doc_number] => 09865649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-09
[patent_title] => 'Integrated two-terminal device and logic device with compact interconnects having shallow via for embedded application'
[patent_app_type] => utility
[patent_app_number] => 15/247866
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 14184
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 411
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15247866
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/247866 | Integrated two-terminal device and logic device with compact interconnects having shallow via for embedded application | Aug 24, 2016 | Issued |
Array
(
[id] => 11828569
[patent_doc_number] => 09725302
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-08
[patent_title] => 'Wafer processing equipment having exposable sensing layers'
[patent_app_type] => utility
[patent_app_number] => 15/247717
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 16882
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15247717
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/247717 | Wafer processing equipment having exposable sensing layers | Aug 24, 2016 | Issued |
Array
(
[id] => 11967290
[patent_doc_number] => 20170271443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/247772
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5507
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15247772
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/247772 | SEMICONDUCTOR DEVICE | Aug 24, 2016 | Abandoned |
Array
(
[id] => 11687287
[patent_doc_number] => 09685337
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-20
[patent_title] => 'Method for fabricating semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/243986
[patent_app_country] => US
[patent_app_date] => 2016-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3277
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15243986
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/243986 | Method for fabricating semiconductor device | Aug 22, 2016 | Issued |
Array
(
[id] => 12012748
[patent_doc_number] => 09806071
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Integrated circuit with elongated coupling'
[patent_app_type] => utility
[patent_app_number] => 15/243787
[patent_app_country] => US
[patent_app_date] => 2016-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6862
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15243787
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/243787 | Integrated circuit with elongated coupling | Aug 21, 2016 | Issued |
Array
(
[id] => 11898344
[patent_doc_number] => 09768286
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/239201
[patent_app_country] => US
[patent_app_date] => 2016-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 29
[patent_no_of_words] => 17526
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15239201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/239201 | Semiconductor device | Aug 16, 2016 | Issued |
Array
(
[id] => 12016328
[patent_doc_number] => 09809019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-07
[patent_title] => 'Methods to dismantle hermetically sealed chambers'
[patent_app_type] => utility
[patent_app_number] => 15/237953
[patent_app_country] => US
[patent_app_date] => 2016-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 4731
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15237953
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/237953 | Methods to dismantle hermetically sealed chambers | Aug 15, 2016 | Issued |
Array
(
[id] => 11324166
[patent_doc_number] => 20160354778
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-08
[patent_title] => 'Chips with hermetically sealed but openable chambers'
[patent_app_type] => utility
[patent_app_number] => 15/237965
[patent_app_country] => US
[patent_app_date] => 2016-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4731
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15237965
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/237965 | Chips with hermetically sealed but openable chambers | Aug 15, 2016 | Issued |
Array
(
[id] => 12954373
[patent_doc_number] => 09837606
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Resistance variable memory structure and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/237387
[patent_app_country] => US
[patent_app_date] => 2016-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5611
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15237387
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/237387 | Resistance variable memory structure and method of forming the same | Aug 14, 2016 | Issued |
Array
(
[id] => 11315508
[patent_doc_number] => 20160351618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'OVERMOLDED RECONSTRUCTED CAMERA MODULE'
[patent_app_type] => utility
[patent_app_number] => 15/232532
[patent_app_country] => US
[patent_app_date] => 2016-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8411
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15232532
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/232532 | Overmolded reconstructed camera module | Aug 8, 2016 | Issued |
Array
(
[id] => 14769519
[patent_doc_number] => 10396163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Silicon carbide epitaxial substrate and method for manufacturing silicon carbide semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/750606
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 16043
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15750606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/750606 | Silicon carbide epitaxial substrate and method for manufacturing silicon carbide semiconductor device | Aug 3, 2016 | Issued |
Array
(
[id] => 12990154
[patent_doc_number] => 20170345794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => PACKAGE-ON-PACKAGE STRUCTURE WITH EPOXY FLUX RESIDUE
[patent_app_type] => utility
[patent_app_number] => 15/228922
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15228922
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/228922 | Package-on-package structure with epoxy flux residue | Aug 3, 2016 | Issued |
Array
(
[id] => 11883925
[patent_doc_number] => 09755109
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 15/228529
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2561
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15228529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/228529 | Light-emitting device | Aug 3, 2016 | Issued |
Array
(
[id] => 11959502
[patent_doc_number] => 20170263655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'METHOD FOR MANUFACTURING ARRAY SUBSTRATE, ARRAY SUBSTRATE AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/229045
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3063
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229045
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229045 | Method for manufacturing array substrate, array substrate and display device | Aug 3, 2016 | Issued |
Array
(
[id] => 11475861
[patent_doc_number] => 20170062644
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-02
[patent_title] => 'PHOTOCONDUCTIVE DEVICE, MEASUREMENT APPARATUS, AND MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/228959
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12056
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15228959
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/228959 | Photoconductive device, measurement apparatus, and manufacturing method | Aug 3, 2016 | Issued |
Array
(
[id] => 11446284
[patent_doc_number] => 20170047305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'PACKAGING ARRANGEMENTS INCLUDING A SERIALIZING DRAM INTERFACE DIE'
[patent_app_type] => utility
[patent_app_number] => 15/228859
[patent_app_country] => US
[patent_app_date] => 2016-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2830
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15228859
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/228859 | PACKAGING ARRANGEMENTS INCLUDING A SERIALIZING DRAM INTERFACE DIE | Aug 3, 2016 | Abandoned |
Array
(
[id] => 12954031
[patent_doc_number] => 09837491
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Stacked carbon nanotube multiple threshold device
[patent_app_type] => utility
[patent_app_number] => 15/224480
[patent_app_country] => US
[patent_app_date] => 2016-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 25
[patent_no_of_words] => 6920
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15224480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/224480 | Stacked carbon nanotube multiple threshold device | Jul 28, 2016 | Issued |