
Robert A. Rose
Examiner (ID: 12998, Phone: (571)272-4494 , Office: P/3727 )
| Most Active Art Unit | 3723 |
| Art Unit(s) | 3723, 3727, 3203, 2899 |
| Total Applications | 3154 |
| Issued Applications | 2531 |
| Pending Applications | 105 |
| Abandoned Applications | 520 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9497091
[patent_doc_number] => 08735913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Light emitting semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 13/078541
[patent_app_country] => US
[patent_app_date] => 2011-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3195
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13078541
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/078541 | Light emitting semiconductor structure | Mar 31, 2011 | Issued |
Array
(
[id] => 7479783
[patent_doc_number] => 20110248247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'ORGANIC EL DISPLAY UNIT, METHOD OF MANUFACTURING THE SAME, AND SOLUTION USED IN METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/078441
[patent_app_country] => US
[patent_app_date] => 2011-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 22895
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0248/20110248247.pdf
[firstpage_image] =>[orig_patent_app_number] => 13078441
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/078441 | Organic EL display unit, method of manufacturing the same, and solution used in method | Mar 31, 2011 | Issued |
Array
(
[id] => 6184020
[patent_doc_number] => 20110169073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'TRANSISTOR DEVICE HAVING ASYMMETRIC EMBEDDED STRAIN ELEMENTS AND RELATED MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/052969
[patent_app_country] => US
[patent_app_date] => 2011-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6018
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20110169073.pdf
[firstpage_image] =>[orig_patent_app_number] => 13052969
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/052969 | Transistor device having asymmetric embedded strain elements and related manufacturing method | Mar 20, 2011 | Issued |
Array
(
[id] => 8202861
[patent_doc_number] => 08188541
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-29
[patent_title] => 'Vertical MOSFET with through-body via for gate'
[patent_app_type] => utility
[patent_app_number] => 13/035842
[patent_app_country] => US
[patent_app_date] => 2011-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3605
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/188/08188541.pdf
[firstpage_image] =>[orig_patent_app_number] => 13035842
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/035842 | Vertical MOSFET with through-body via for gate | Feb 24, 2011 | Issued |
Array
(
[id] => 7550607
[patent_doc_number] => 08062939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-22
[patent_title] => 'Semiconductor storage element and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/929843
[patent_app_country] => US
[patent_app_date] => 2011-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 35
[patent_no_of_words] => 4563
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/062/08062939.pdf
[firstpage_image] =>[orig_patent_app_number] => 12929843
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/929843 | Semiconductor storage element and manufacturing method thereof | Feb 17, 2011 | Issued |
Array
(
[id] => 6208314
[patent_doc_number] => 20110133244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'LIGHT EMITTING ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/027107
[patent_app_country] => US
[patent_app_date] => 2011-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6207
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20110133244.pdf
[firstpage_image] =>[orig_patent_app_number] => 13027107
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/027107 | Light emitting element | Feb 13, 2011 | Issued |
Array
(
[id] => 8214990
[patent_doc_number] => 08193630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-05
[patent_title] => 'System and method of silicon switched power delivery using a package'
[patent_app_type] => utility
[patent_app_number] => 13/006709
[patent_app_country] => US
[patent_app_date] => 2011-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10364
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/193/08193630.pdf
[firstpage_image] =>[orig_patent_app_number] => 13006709
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/006709 | System and method of silicon switched power delivery using a package | Jan 13, 2011 | Issued |
Array
(
[id] => 8410674
[patent_doc_number] => 08274071
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-25
[patent_title] => 'MOS devices with partial stressor channel'
[patent_app_type] => utility
[patent_app_number] => 12/985507
[patent_app_country] => US
[patent_app_date] => 2011-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4183
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12985507
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/985507 | MOS devices with partial stressor channel | Jan 5, 2011 | Issued |
Array
(
[id] => 6036487
[patent_doc_number] => 20110089536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-21
[patent_title] => 'ORIENTATION OF ELECTRONIC DEVICES ON MIS-CUT SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 12/974332
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4573
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0089/20110089536.pdf
[firstpage_image] =>[orig_patent_app_number] => 12974332
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/974332 | Orientation of electronic devices on mis-cut substrates | Dec 20, 2010 | Issued |
Array
(
[id] => 8995644
[patent_doc_number] => 08519531
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'Electrical and/or electronic device with elastic contact element'
[patent_app_type] => utility
[patent_app_number] => 13/514399
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 6680
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13514399
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/514399 | Electrical and/or electronic device with elastic contact element | Dec 13, 2010 | Issued |
Array
(
[id] => 9100083
[patent_doc_number] => 08563961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'Semiconductor storage device and method for manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 13/515435
[patent_app_country] => US
[patent_app_date] => 2010-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 89
[patent_figures_cnt] => 93
[patent_no_of_words] => 23098
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13515435
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/515435 | Semiconductor storage device and method for manufacturing same | Dec 12, 2010 | Issued |
Array
(
[id] => 9184452
[patent_doc_number] => 08624390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-07
[patent_title] => 'Packaging an electronic device'
[patent_app_type] => utility
[patent_app_number] => 13/514610
[patent_app_country] => US
[patent_app_date] => 2010-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 6124
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13514610
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/514610 | Packaging an electronic device | Dec 7, 2010 | Issued |
Array
(
[id] => 8486923
[patent_doc_number] => 20120286330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'PLANAR MOSFET WITH TEXTURED CHANNEL AND GATE'
[patent_app_type] => utility
[patent_app_number] => 13/513089
[patent_app_country] => US
[patent_app_date] => 2010-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4246
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13513089
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/513089 | Planar MOSFET with textured channel and gate | Nov 23, 2010 | Issued |
Array
(
[id] => 6199602
[patent_doc_number] => 20110062388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-17
[patent_title] => 'Formulations for Voltage Switchable Dielectric Materials Having a Stepped Voltage Response and Methods for Making the Same'
[patent_app_type] => utility
[patent_app_number] => 12/953309
[patent_app_country] => US
[patent_app_date] => 2010-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3826
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0062/20110062388.pdf
[firstpage_image] =>[orig_patent_app_number] => 12953309
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/953309 | Formulations for voltage switchable dielectric materials having a stepped voltage response and methods for making the same | Nov 22, 2010 | Issued |
Array
(
[id] => 7523006
[patent_doc_number] => 08026162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Method of manufacturing layer-stacked wiring'
[patent_app_type] => utility
[patent_app_number] => 12/942381
[patent_app_country] => US
[patent_app_date] => 2010-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 10277
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/026/08026162.pdf
[firstpage_image] =>[orig_patent_app_number] => 12942381
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/942381 | Method of manufacturing layer-stacked wiring | Nov 8, 2010 | Issued |
Array
(
[id] => 7490425
[patent_doc_number] => 08030166
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-04
[patent_title] => 'Lateral pocket implant charge trapping devices'
[patent_app_type] => utility
[patent_app_number] => 12/912635
[patent_app_country] => US
[patent_app_date] => 2010-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 7936
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/030/08030166.pdf
[firstpage_image] =>[orig_patent_app_number] => 12912635
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/912635 | Lateral pocket implant charge trapping devices | Oct 25, 2010 | Issued |
Array
(
[id] => 4532163
[patent_doc_number] => 07923769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-12
[patent_title] => 'Split gate non-volatile memory cell with improved endurance and method therefor'
[patent_app_type] => utility
[patent_app_number] => 12/909027
[patent_app_country] => US
[patent_app_date] => 2010-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 4348
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/923/07923769.pdf
[firstpage_image] =>[orig_patent_app_number] => 12909027
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/909027 | Split gate non-volatile memory cell with improved endurance and method therefor | Oct 20, 2010 | Issued |
Array
(
[id] => 4526903
[patent_doc_number] => 07952171
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-31
[patent_title] => 'Die stacking with an annular via having a recessed socket'
[patent_app_type] => utility
[patent_app_number] => 12/905708
[patent_app_country] => US
[patent_app_date] => 2010-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 3836
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/952/07952171.pdf
[firstpage_image] =>[orig_patent_app_number] => 12905708
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/905708 | Die stacking with an annular via having a recessed socket | Oct 14, 2010 | Issued |
Array
(
[id] => 9250659
[patent_doc_number] => 08614440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-24
[patent_title] => 'Material for a photoactive layer in organic photodiodes, use therefor, and an organic photodiode'
[patent_app_type] => utility
[patent_app_number] => 13/499243
[patent_app_country] => US
[patent_app_date] => 2010-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1834
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13499243
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/499243 | Material for a photoactive layer in organic photodiodes, use therefor, and an organic photodiode | Sep 27, 2010 | Issued |
Array
(
[id] => 5989212
[patent_doc_number] => 20110012182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'Semiconductor Constructions and Transistors, and Methods of Forming Semiconductor Constructions and Transistors'
[patent_app_type] => utility
[patent_app_number] => 12/891407
[patent_app_country] => US
[patent_app_date] => 2010-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6392
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20110012182.pdf
[firstpage_image] =>[orig_patent_app_number] => 12891407
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/891407 | Semiconductor constructions and transistors, and methods of forming semiconductor constructions and transistors | Sep 26, 2010 | Issued |