Robert E. Fennema

Array ( [id] => 9235922 [patent_doc_number] => 08601238 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-03 [patent_title] => 'Arithmetic processing apparatus, arithmetic processing system, and arithmetic processing method which utilize limitation information to perform enhanced arithmetic processing' [patent_app_type] => utility [patent_app_number] => 12/787013 [patent_app_country] => US [patent_app_date] => 2010-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 11160 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12787013 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9077448 [patent_doc_number] => 08555040 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-08 [patent_title] => 'Indirect branch target predictor that prevents speculation if mispredict is expected' [patent_app_type] => utility [patent_app_number] => 12/785939 [patent_app_country] => US [patent_app_date] => 2010-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 7037 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12785939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4454953 [patent_doc_number] => 07966477 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-06-21 [patent_title] => 'Power optimized replay of blocked operations in a pipilined architecture' [patent_app_type] => utility [patent_app_number] => 12/782184 [patent_app_country] => US [patent_app_date] => 2010-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5386 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/966/07966477.pdf [firstpage_image] =>[orig_patent_app_number] => 12782184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7684074 [patent_doc_number] => 20100122067 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-13 [patent_title] => 'ACROSS-THREAD OUT-OF-ORDER INSTRUCTION DISPATCH IN A MULTITHREADED MICROPROCESSOR' [patent_app_type] => utility [patent_app_number] => 12/690225 [patent_app_country] => US [patent_app_date] => 2010-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 11967 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20100122067.pdf [firstpage_image] =>[orig_patent_app_number] => 12690225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6166317 [patent_doc_number] => 20110161623 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'Data Parallel Function Call for Determining if Called Routine is Data Parallel' [patent_app_type] => utility [patent_app_number] => 12/649751 [patent_app_country] => US [patent_app_date] => 2009-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 11029 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20110161623.pdf [firstpage_image] =>[orig_patent_app_number] => 12649751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8985100 [patent_doc_number] => 08516230 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-08-20 [patent_title] => 'SPE software instruction cache' [patent_app_type] => utility [patent_app_number] => 12/648741 [patent_app_country] => US [patent_app_date] => 2009-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 6453 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12648741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6523434 [patent_doc_number] => 20100211758 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'MICROPROCESSOR AND MEMORY-ACCESS CONTROL METHOD' [patent_app_type] => utility [patent_app_number] => 12/648769 [patent_app_country] => US [patent_app_date] => 2009-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5113 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20100211758.pdf [firstpage_image] =>[orig_patent_app_number] => 12648769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6166321 [patent_doc_number] => 20110161624 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-30 [patent_title] => 'Floating Point Collect and Operate' [patent_app_type] => utility [patent_app_number] => 12/648527 [patent_app_country] => US [patent_app_date] => 2009-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6575 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0161/20110161624.pdf [firstpage_image] =>[orig_patent_app_number] => 12648527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8645609 [patent_doc_number] => 08370607 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Power efficient system for recovering an architecture register mapping table' [patent_app_type] => utility [patent_app_number] => 12/645767 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 8095 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12645767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8404383 [patent_doc_number] => 20120236442 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-09-20 [patent_title] => ' INTELLIGENT CONTROLLER' [patent_app_type] => utility [patent_app_number] => 13/512912 [patent_app_country] => US [patent_app_date] => 2009-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4586 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13512912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5399697 [patent_doc_number] => 20090319760 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-24 [patent_title] => 'SINGLE-CYCLE LOW POWER CPU ARCHITECTURE' [patent_app_type] => utility [patent_app_number] => 12/549328 [patent_app_country] => US [patent_app_date] => 2009-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8790 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0319/20090319760.pdf [firstpage_image] =>[orig_patent_app_number] => 12549328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5553920 [patent_doc_number] => 20090287906 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-19 [patent_title] => 'ALLOCATING RESOURCES TO PARTITIONS IN A PARTITIONABLE COMPUTER' [patent_app_type] => utility [patent_app_number] => 12/510184 [patent_app_country] => US [patent_app_date] => 2009-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 10149 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0287/20090287906.pdf [firstpage_image] =>[orig_patent_app_number] => 12510184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6535814 [patent_doc_number] => 20100218191 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-26 [patent_title] => 'Apparatus and Method for Processing Management Requests' [patent_app_type] => utility [patent_app_number] => 12/420064 [patent_app_country] => US [patent_app_date] => 2009-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3626 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0218/20100218191.pdf [firstpage_image] =>[orig_patent_app_number] => 12420064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9352504 [patent_doc_number] => 08671408 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-11 [patent_title] => 'Blocking applications to ensure task completion' [patent_app_type] => utility [patent_app_number] => 12/418846 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7604 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12418846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5571536 [patent_doc_number] => 20090254915 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-08 [patent_title] => 'SYSTEM AND METHOD FOR PROVIDING FAULT RESILIENT PROCESSING IN AN IMPLANTABLE MEDICAL DEVICE' [patent_app_type] => utility [patent_app_number] => 12/417702 [patent_app_country] => US [patent_app_date] => 2009-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4829 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0254/20090254915.pdf [firstpage_image] =>[orig_patent_app_number] => 12417702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8728557 [patent_doc_number] => 08407699 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-03-26 [patent_title] => 'System and method for managing code isolation' [patent_app_type] => utility [patent_app_number] => 12/381065 [patent_app_country] => US [patent_app_date] => 2009-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 9209 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12381065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6451856 [patent_doc_number] => 20100153947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'INFORMATION SYSTEM, METHOD OF CONTROLLING INFORMATION, AND CONTROL APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/388055 [patent_app_country] => US [patent_app_date] => 2009-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 9533 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20100153947.pdf [firstpage_image] =>[orig_patent_app_number] => 12388055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6526391 [patent_doc_number] => 20100211958 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'AUTOMATED RESOURCE LOAD BALANCING IN A COMPUTING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/372089 [patent_app_country] => US [patent_app_date] => 2009-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2584 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20100211958.pdf [firstpage_image] =>[orig_patent_app_number] => 12372089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5541011 [patent_doc_number] => 20090222816 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-03 [patent_title] => 'Data processing apparatus and method for controlling access to secure memory by virtual machines executing on processing circuirty' [patent_app_type] => utility [patent_app_number] => 12/379082 [patent_app_country] => US [patent_app_date] => 2009-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9183 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0222/20090222816.pdf [firstpage_image] =>[orig_patent_app_number] => 12379082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10879583 [patent_doc_number] => 08904381 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-02 [patent_title] => 'User defined data partitioning (UDP)—grouping of data based on computation model' [patent_app_type] => utility [patent_app_number] => 12/358995 [patent_app_country] => US [patent_app_date] => 2009-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 7053 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12358995 [rel_patent_id] =>[rel_patent_doc_number] =>)