
Robert Edward Fuller
Examiner (ID: 19273, Phone: (571)272-6300 , Office: P/3676 )
| Most Active Art Unit | 3676 |
| Art Unit(s) | 3676, 3672 |
| Total Applications | 1121 |
| Issued Applications | 829 |
| Pending Applications | 108 |
| Abandoned Applications | 206 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9611546
[patent_doc_number] => 08788736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-22
[patent_title] => 'Methods and structure for communicating between a SATA host and a SATA target device through a SAS domain'
[patent_app_type] => utility
[patent_app_number] => 13/337648
[patent_app_country] => US
[patent_app_date] => 2011-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5039
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13337648
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/337648 | Methods and structure for communicating between a SATA host and a SATA target device through a SAS domain | Dec 26, 2011 | Issued |
Array
(
[id] => 8893628
[patent_doc_number] => 20130166812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'TRANSPORT OF PCI-ORDERED TRAFFIC OVER INDEPENDENT NETWORKS'
[patent_app_type] => utility
[patent_app_number] => 13/337280
[patent_app_country] => US
[patent_app_date] => 2011-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8483
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13337280
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/337280 | Transport of PCI-ordered traffic over independent networks | Dec 25, 2011 | Issued |
Array
(
[id] => 8781904
[patent_doc_number] => 20130103879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-25
[patent_title] => 'LOAD CARD FOR TESTING PERIPHERAL COMPONENT INTERCONNECT SLOTS'
[patent_app_type] => utility
[patent_app_number] => 13/337063
[patent_app_country] => US
[patent_app_date] => 2011-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1970
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13337063
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/337063 | Load card for testing peripheral component interconnect slots | Dec 23, 2011 | Issued |
Array
(
[id] => 9392262
[patent_doc_number] => 08688884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Information processing system and functionality expansion apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/336542
[patent_app_country] => US
[patent_app_date] => 2011-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 6867
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13336542
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/336542 | Information processing system and functionality expansion apparatus | Dec 22, 2011 | Issued |
Array
(
[id] => 8890011
[patent_doc_number] => 20130163195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR PERFORMING OPERATIONS ON DATA UTILIZING A COMPUTATION MODULE'
[patent_app_type] => utility
[patent_app_number] => 13/335850
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4913
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13335850
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/335850 | SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR PERFORMING OPERATIONS ON DATA UTILIZING A COMPUTATION MODULE | Dec 21, 2011 | Abandoned |
Array
(
[id] => 8530560
[patent_doc_number] => 08307144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-06
[patent_title] => 'Use of completer knowledge of memory region ordering requirements to modify transaction attributes'
[patent_app_type] => utility
[patent_app_number] => 13/335345
[patent_app_country] => US
[patent_app_date] => 2011-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2136
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13335345
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/335345 | Use of completer knowledge of memory region ordering requirements to modify transaction attributes | Dec 21, 2011 | Issued |
Array
(
[id] => 8276801
[patent_doc_number] => 20120170671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-05
[patent_title] => 'INTEGRATED CIRCUIT CHIP, SYSTEM INCLUDING MASTER CHIP AND SLAVE CHIP, AND OPERATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/334034
[patent_app_country] => US
[patent_app_date] => 2011-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3057
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13334034
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/334034 | INTEGRATED CIRCUIT CHIP, SYSTEM INCLUDING MASTER CHIP AND SLAVE CHIP, AND OPERATION METHOD THEREOF | Dec 20, 2011 | Abandoned |
Array
(
[id] => 8530649
[patent_doc_number] => 08307233
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-06
[patent_title] => 'Bus-handling'
[patent_app_type] => utility
[patent_app_number] => 13/324004
[patent_app_country] => US
[patent_app_date] => 2011-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3882
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13324004
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/324004 | Bus-handling | Dec 12, 2011 | Issued |
Array
(
[id] => 8097727
[patent_doc_number] => 20120084476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-05
[patent_title] => 'ADVANCED TELECOMMUNICATIONS COMPUTING ARCHITECTURE EXCHANGE SYSTEM, ADVANCED TELECOMMUNICATIONS COMPUTING ARCHITECTURE EXCHANGE METHOD, AND COMMUNICATION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/315076
[patent_app_country] => US
[patent_app_date] => 2011-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3542
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20120084476.pdf
[firstpage_image] =>[orig_patent_app_number] => 13315076
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/315076 | ADVANCED TELECOMMUNICATIONS COMPUTING ARCHITECTURE EXCHANGE SYSTEM, ADVANCED TELECOMMUNICATIONS COMPUTING ARCHITECTURE EXCHANGE METHOD, AND COMMUNICATION APPARATUS | Dec 7, 2011 | Abandoned |
Array
(
[id] => 9500104
[patent_doc_number] => 08738944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Energy-based feedback for transmission reception in a communication network'
[patent_app_type] => utility
[patent_app_number] => 13/297912
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 6106
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13297912
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/297912 | Energy-based feedback for transmission reception in a communication network | Nov 15, 2011 | Issued |
Array
(
[id] => 8222947
[patent_doc_number] => 20120137150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'DATA PROCESSING APPARATUS, METHOD FOR CONTROLLING DATA PROCESSING APPARATUS, AND STORAGE MEDIUM STORING PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/298194
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6103
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298194
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298194 | Data processing apparatus, method for controlling data processing apparatus, and storage medium storing program | Nov 15, 2011 | Issued |
Array
(
[id] => 8823860
[patent_doc_number] => 20130124905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'SENSE AMPLIFIER AND METHOD FOR DETERMINING VALUES OF VOLTAGES ON BIT-LINE PAIR'
[patent_app_type] => utility
[patent_app_number] => 13/297362
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4488
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13297362
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/297362 | Sense amplifier and method for determining values of voltages on bit-line pair | Nov 15, 2011 | Issued |
Array
(
[id] => 8823856
[patent_doc_number] => 20130124901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'Embedded Voltage Regulator Trace'
[patent_app_type] => utility
[patent_app_number] => 13/297364
[patent_app_country] => US
[patent_app_date] => 2011-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5038
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13297364
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/297364 | Embedded voltage regulator trace | Nov 15, 2011 | Issued |
Array
(
[id] => 8242508
[patent_doc_number] => 20120151244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'Method and System for Precise Temperature and Timebase PPM Error Estimation Using Multiple Timebases'
[patent_app_type] => utility
[patent_app_number] => 13/296340
[patent_app_country] => US
[patent_app_date] => 2011-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13296340
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/296340 | Method and system for precise temperature and timebase PPM error estimation using multiple timebases | Nov 14, 2011 | Issued |
Array
(
[id] => 8823855
[patent_doc_number] => 20130124900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-16
[patent_title] => 'PROCESSOR WITH POWER CONTROL VIA INSTRUCTION ISSUANCE'
[patent_app_type] => utility
[patent_app_number] => 13/296873
[patent_app_country] => US
[patent_app_date] => 2011-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13296873
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/296873 | Processor with power control via instruction issuance | Nov 14, 2011 | Issued |
Array
(
[id] => 9130241
[patent_doc_number] => 08578197
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-05
[patent_title] => 'Image processing apparatus, control method for image processing apparatus, and computer-readable storage medium'
[patent_app_type] => utility
[patent_app_number] => 13/296459
[patent_app_country] => US
[patent_app_date] => 2011-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5472
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13296459
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/296459 | Image processing apparatus, control method for image processing apparatus, and computer-readable storage medium | Nov 14, 2011 | Issued |
Array
(
[id] => 9006060
[patent_doc_number] => 20130227185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-29
[patent_title] => 'REMOTE ACCESS APPLIANCE WITH COMMUNICATION PROTOCOL AUTOSENSING FEATURE'
[patent_app_type] => utility
[patent_app_number] => 13/877509
[patent_app_country] => US
[patent_app_date] => 2011-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3461
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13877509
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/877509 | Remote access appliance with communication protocol autosensing feature | Sep 28, 2011 | Issued |
Array
(
[id] => 10072303
[patent_doc_number] => 09110660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-18
[patent_title] => 'Data transform method and data transformer'
[patent_app_type] => utility
[patent_app_number] => 13/239637
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7759
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13239637
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/239637 | Data transform method and data transformer | Sep 21, 2011 | Issued |
Array
(
[id] => 10860764
[patent_doc_number] => 08886981
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-11-11
[patent_title] => 'Systems and methods for idle driven scheduling'
[patent_app_type] => utility
[patent_app_number] => 13/234031
[patent_app_country] => US
[patent_app_date] => 2011-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7927
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13234031
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/234031 | Systems and methods for idle driven scheduling | Sep 14, 2011 | Issued |
Array
(
[id] => 9070968
[patent_doc_number] => 20130262724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'Method and Circuit Arrangement for Transmitting Data Between Processor Modules'
[patent_app_type] => utility
[patent_app_number] => 13/885315
[patent_app_country] => US
[patent_app_date] => 2011-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3909
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13885315
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/885315 | Method and Circuit Arrangement for Transmitting Data Between Processor Modules | Aug 4, 2011 | Abandoned |