Robert Edward Fuller

Array ( [id] => 940386 [patent_doc_number] => 06973521 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-12-06 [patent_title] => 'Lock controller supporting blocking and non-blocking requests' [patent_app_type] => utility [patent_app_number] => 09/572037 [patent_app_country] => US [patent_app_date] => 2000-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7374 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/973/06973521.pdf [firstpage_image] =>[orig_patent_app_number] => 09572037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1339062 [patent_doc_number] => 06601126 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'Chip-core framework for systems-on-a-chip' [patent_app_type] => B1 [patent_app_number] => 09/565282 [patent_app_country] => US [patent_app_date] => 2000-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 14187 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/601/06601126.pdf [firstpage_image] =>[orig_patent_app_number] => 09565282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1154990 [patent_doc_number] => 06779071 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Data storage system having separate data transfer section and message network with status register' [patent_app_type] => B1 [patent_app_number] => 09/561531 [patent_app_country] => US [patent_app_date] => 2000-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 35 [patent_no_of_words] => 18051 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 327 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/779/06779071.pdf [firstpage_image] =>[orig_patent_app_number] => 09561531 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1218114 [patent_doc_number] => 06711645 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-23 [patent_title] => 'System for facilitating the replacement or insertion of devices in a computer system through the use of a graphical user interface' [patent_app_type] => B1 [patent_app_number] => 09/552032 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 32 [patent_no_of_words] => 8457 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711645.pdf [firstpage_image] =>[orig_patent_app_number] => 09552032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1376754 [patent_doc_number] => 06578102 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-10 [patent_title] => 'Tracking and control of prefetch data in a PCI bus system' [patent_app_type] => B1 [patent_app_number] => 09/551862 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6502 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/578/06578102.pdf [firstpage_image] =>[orig_patent_app_number] => 09551862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1250227 [patent_doc_number] => 06675251 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'Bridge device for connecting multiple devices to one slot' [patent_app_type] => B1 [patent_app_number] => 09/551841 [patent_app_country] => US [patent_app_date] => 2000-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 42 [patent_figures_cnt] => 44 [patent_no_of_words] => 13106 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/675/06675251.pdf [firstpage_image] =>[orig_patent_app_number] => 09551841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1361137 [patent_doc_number] => 06587911 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-01 [patent_title] => 'Electronic device and data communication method' [patent_app_type] => B1 [patent_app_number] => 09/551226 [patent_app_country] => US [patent_app_date] => 2000-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7297 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/587/06587911.pdf [firstpage_image] =>[orig_patent_app_number] => 09551226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1178878 [patent_doc_number] => 06757770 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-29 [patent_title] => 'Computer system supporting a universal serial bus (USB) interface and method for controlling a USB corresponding I/O device' [patent_app_type] => B1 [patent_app_number] => 09/551225 [patent_app_country] => US [patent_app_date] => 2000-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5771 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/757/06757770.pdf [firstpage_image] =>[orig_patent_app_number] => 09551225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7622879 [patent_doc_number] => 06687287 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-03 [patent_title] => 'Method and apparatus for handling on-line escape in multiple-modem connections' [patent_app_type] => B1 [patent_app_number] => 09/549640 [patent_app_country] => US [patent_app_date] => 2000-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3430 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/687/06687287.pdf [firstpage_image] =>[orig_patent_app_number] => 09549640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1519598 [patent_doc_number] => 06421745 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Asynchronous connections with scattering page tables for transmitting data from a producer device to a consumer device over an IEEE 1394 serial data bus' [patent_app_type] => B1 [patent_app_number] => 09/548050 [patent_app_country] => US [patent_app_date] => 2000-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7593 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/421/06421745.pdf [firstpage_image] =>[orig_patent_app_number] => 09548050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1271775 [patent_doc_number] => 06662260 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-09 [patent_title] => 'Electronic circuits with dynamic bus partitioning' [patent_app_type] => B1 [patent_app_number] => 09/537066 [patent_app_country] => US [patent_app_date] => 2000-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4809 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/662/06662260.pdf [firstpage_image] =>[orig_patent_app_number] => 09537066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4349401 [patent_doc_number] => 06321286 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Fault tolerant computer system' [patent_app_type] => 1 [patent_app_number] => 9/534249 [patent_app_country] => US [patent_app_date] => 2000-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 7921 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/321/06321286.pdf [firstpage_image] =>[orig_patent_app_number] => 534249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1200931 [patent_doc_number] => 06728822 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-27 [patent_title] => 'Bus bridge circuit, information processing system and cardbus controller' [patent_app_type] => B1 [patent_app_number] => 09/523130 [patent_app_country] => US [patent_app_date] => 2000-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3791 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/728/06728822.pdf [firstpage_image] =>[orig_patent_app_number] => 09523130 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7630011 [patent_doc_number] => 06636928 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-21 [patent_title] => 'Write posting with global ordering in multi-path systems' [patent_app_type] => B1 [patent_app_number] => 09/507205 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2732 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/636/06636928.pdf [firstpage_image] =>[orig_patent_app_number] => 09507205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1258329 [patent_doc_number] => 06671765 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Architecture enabling code overlay using a dedicated endpoint' [patent_app_type] => B1 [patent_app_number] => 09/506613 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 10898 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/671/06671765.pdf [firstpage_image] =>[orig_patent_app_number] => 09506613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1225461 [patent_doc_number] => 06704820 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-09 [patent_title] => 'Unified cache port consolidation' [patent_app_type] => B1 [patent_app_number] => 09/507033 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2867 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/704/06704820.pdf [firstpage_image] =>[orig_patent_app_number] => 09507033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4289233 [patent_doc_number] => 06308173 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Methods and arrangements for controlling resource access in a networked computing environment' [patent_app_type] => 1 [patent_app_number] => 9/501845 [patent_app_country] => US [patent_app_date] => 2000-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6152 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/308/06308173.pdf [firstpage_image] =>[orig_patent_app_number] => 501845 [rel_patent_id] =>[rel_patent_doc_number] =>)