Robert Edward Fuller

Array ( [id] => 1484924 [patent_doc_number] => 06453375 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-17 [patent_title] => 'Method and apparatus for obtaining coherent accesses with posted writes from multiple software drivers' [patent_app_type] => B1 [patent_app_number] => 09/275361 [patent_app_country] => US [patent_app_date] => 1999-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2973 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/453/06453375.pdf [firstpage_image] =>[orig_patent_app_number] => 09275361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1431506 [patent_doc_number] => 06519704 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-11 [patent_title] => 'System and method for driving a signal to an unbuffered integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/273780 [patent_app_country] => US [patent_app_date] => 1999-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 19306 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/519/06519704.pdf [firstpage_image] =>[orig_patent_app_number] => 09273780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1432417 [patent_doc_number] => 06505309 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-07 [patent_title] => 'Processing unit and method of debugging the processing unit' [patent_app_type] => B1 [patent_app_number] => 09/272401 [patent_app_country] => US [patent_app_date] => 1999-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2843 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/505/06505309.pdf [firstpage_image] =>[orig_patent_app_number] => 09272401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4346113 [patent_doc_number] => 06330630 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Computer system having improved data transfer across a bus bridge' [patent_app_type] => 1 [patent_app_number] => 9/266744 [patent_app_country] => US [patent_app_date] => 1999-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 10839 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330630.pdf [firstpage_image] =>[orig_patent_app_number] => 266744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1460165 [patent_doc_number] => 06463550 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-08 [patent_title] => 'Computer system implementing fault detection and isolation using unique identification codes stored in non-volatile memory' [patent_app_type] => B1 [patent_app_number] => 09/267587 [patent_app_country] => US [patent_app_date] => 1999-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 7755 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/463/06463550.pdf [firstpage_image] =>[orig_patent_app_number] => 09267587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7635010 [patent_doc_number] => 06381656 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Method and apparatus for monitoring input/output (I/O) performance in I/O processors' [patent_app_type] => B1 [patent_app_number] => 09/265199 [patent_app_country] => US [patent_app_date] => 1999-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 12880 [patent_no_of_claims] => 70 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 27 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/381/06381656.pdf [firstpage_image] =>[orig_patent_app_number] => 09265199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1425557 [patent_doc_number] => 06535995 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Prototype-based virtual in-line sparing' [patent_app_type] => B1 [patent_app_number] => 09/266419 [patent_app_country] => US [patent_app_date] => 1999-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7005 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/535/06535995.pdf [firstpage_image] =>[orig_patent_app_number] => 09266419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4350648 [patent_doc_number] => 06334163 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Elastic interface apparatus and method therefor' [patent_app_type] => 1 [patent_app_number] => 9/263661 [patent_app_country] => US [patent_app_date] => 1999-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9217 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/334/06334163.pdf [firstpage_image] =>[orig_patent_app_number] => 263661 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4412137 [patent_doc_number] => 06298408 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Intelligent input and output controller for flexible interface' [patent_app_type] => 1 [patent_app_number] => 9/261392 [patent_app_country] => US [patent_app_date] => 1999-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5301 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/298/06298408.pdf [firstpage_image] =>[orig_patent_app_number] => 261392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4194713 [patent_doc_number] => 06085274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Computer system with bridges having posted memory write buffers' [patent_app_type] => 1 [patent_app_number] => 9/260962 [patent_app_country] => US [patent_app_date] => 1999-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 7463 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/085/06085274.pdf [firstpage_image] =>[orig_patent_app_number] => 260962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1444051 [patent_doc_number] => 06496893 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-12-17 [patent_title] => 'Apparatus and method for swapping devices while a computer is running' [patent_app_type] => B1 [patent_app_number] => 09/258409 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7754 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/496/06496893.pdf [firstpage_image] =>[orig_patent_app_number] => 09258409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299415 [patent_doc_number] => 06282666 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Computer peripheral device having the capability to wake up from a cold state with information stored before cold powerdown' [patent_app_type] => 1 [patent_app_number] => 9/257954 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4352 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282666.pdf [firstpage_image] =>[orig_patent_app_number] => 257954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257254 [patent_doc_number] => 06145035 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Card cradle system and method' [patent_app_type] => 1 [patent_app_number] => 9/257812 [patent_app_country] => US [patent_app_date] => 1999-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3468 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/145/06145035.pdf [firstpage_image] =>[orig_patent_app_number] => 257812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387993 [patent_doc_number] => 06275891 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Modular and scalable system for signal and multimedia processing' [patent_app_type] => 1 [patent_app_number] => 9/257840 [patent_app_country] => US [patent_app_date] => 1999-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4459 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275891.pdf [firstpage_image] =>[orig_patent_app_number] => 257840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1248791 [patent_doc_number] => 06678769 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-13 [patent_title] => 'Control apparatus and method for managing a logical connection between source and destination nodes' [patent_app_type] => B1 [patent_app_number] => 09/252922 [patent_app_country] => US [patent_app_date] => 1999-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 13168 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/678/06678769.pdf [firstpage_image] =>[orig_patent_app_number] => 09252922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4236917 [patent_doc_number] => 06112256 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Method and apparatus for configuring the physical setup of multiple printers on a network' [patent_app_type] => 1 [patent_app_number] => 9/246827 [patent_app_country] => US [patent_app_date] => 1999-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 9108 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/112/06112256.pdf [firstpage_image] =>[orig_patent_app_number] => 246827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4159173 [patent_doc_number] => 06061684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Method and system for controlling user access to a resource in a networked computing environment' [patent_app_type] => 1 [patent_app_number] => 9/241099 [patent_app_country] => US [patent_app_date] => 1999-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6153 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/061/06061684.pdf [firstpage_image] =>[orig_patent_app_number] => 241099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580046 [patent_doc_number] => 06470358 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-22 [patent_title] => 'Remote synchronization with intelligent power management' [patent_app_type] => B1 [patent_app_number] => 09/235571 [patent_app_country] => US [patent_app_date] => 1999-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4872 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/470/06470358.pdf [firstpage_image] =>[orig_patent_app_number] => 09235571 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1318915 [patent_doc_number] => 06618777 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-09 [patent_title] => 'Method and apparatus for communicating between multiple functional units in a computer environment' [patent_app_type] => B1 [patent_app_number] => 09/235025 [patent_app_country] => US [patent_app_date] => 1999-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4617 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/618/06618777.pdf [firstpage_image] =>[orig_patent_app_number] => 09235025 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4333601 [patent_doc_number] => 06317839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Method of and apparatus for controlling supply of power to a peripheral device in a computer system' [patent_app_type] => 1 [patent_app_number] => 9/234142 [patent_app_country] => US [patent_app_date] => 1999-01-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4596 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317839.pdf [firstpage_image] =>[orig_patent_app_number] => 234142 [rel_patent_id] =>[rel_patent_doc_number] =>)