Robert Edward Fuller

Array ( [id] => 6876964 [patent_doc_number] => 20010007117 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-07-05 [patent_title] => 'SHARED EMBEDDED MICROCONTROLLER INTERFACE' [patent_app_type] => new-utility [patent_app_number] => 08/818048 [patent_app_country] => US [patent_app_date] => 1997-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4552 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20010007117.pdf [firstpage_image] =>[orig_patent_app_number] => 08818048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4252276 [patent_doc_number] => 06076131 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Routing resource reserve/release protocol for multi-processor computer systems' [patent_app_type] => 1 [patent_app_number] => 8/811815 [patent_app_country] => US [patent_app_date] => 1997-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6709 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/076/06076131.pdf [firstpage_image] =>[orig_patent_app_number] => 811815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3961330 [patent_doc_number] => 05974494 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Method and apparatus for packing digital data' [patent_app_type] => 1 [patent_app_number] => 8/808556 [patent_app_country] => US [patent_app_date] => 1997-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 7229 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/974/05974494.pdf [firstpage_image] =>[orig_patent_app_number] => 808556 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3945333 [patent_doc_number] => 05935249 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-10 [patent_title] => 'Mechanism for embedding network based control systems in a local network interface device' [patent_app_type] => 1 [patent_app_number] => 8/806327 [patent_app_country] => US [patent_app_date] => 1997-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7715 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/935/05935249.pdf [firstpage_image] =>[orig_patent_app_number] => 806327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898491 [patent_doc_number] => 05894579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-13 [patent_title] => 'Power management system and method' [patent_app_type] => 1 [patent_app_number] => 8/804725 [patent_app_country] => US [patent_app_date] => 1997-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3237 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/894/05894579.pdf [firstpage_image] =>[orig_patent_app_number] => 804725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4281313 [patent_doc_number] => 06260149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Method and apparatus for logic and power isolation during power management' [patent_app_type] => 1 [patent_app_number] => 8/797933 [patent_app_country] => US [patent_app_date] => 1997-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5722 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/260/06260149.pdf [firstpage_image] =>[orig_patent_app_number] => 797933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893886 [patent_doc_number] => 05764928 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Microprocessor communication protocol in a multiprocessor transmitter' [patent_app_type] => 1 [patent_app_number] => 8/794395 [patent_app_country] => US [patent_app_date] => 1997-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 8453 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764928.pdf [firstpage_image] =>[orig_patent_app_number] => 794395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794324 [patent_doc_number] => 05809279 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Computer system including a device with a plurality of identifiers' [patent_app_type] => 1 [patent_app_number] => 8/794908 [patent_app_country] => US [patent_app_date] => 1997-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6564 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809279.pdf [firstpage_image] =>[orig_patent_app_number] => 794908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3987607 [patent_doc_number] => 05922060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Expansion card insertion and removal' [patent_app_type] => 1 [patent_app_number] => 8/775133 [patent_app_country] => US [patent_app_date] => 1996-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 5806 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/922/05922060.pdf [firstpage_image] =>[orig_patent_app_number] => 775133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4167032 [patent_doc_number] => 06065084 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Programmable packer and unpacker with ditherer' [patent_app_type] => 1 [patent_app_number] => 8/775834 [patent_app_country] => US [patent_app_date] => 1996-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 9917 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/065/06065084.pdf [firstpage_image] =>[orig_patent_app_number] => 775834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4008254 [patent_doc_number] => 05920707 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-06 [patent_title] => 'Bus controller and method therefor for supporting a live-line insertion/disconnection in a synchronous bus' [patent_app_type] => 1 [patent_app_number] => 8/768133 [patent_app_country] => US [patent_app_date] => 1996-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 2608 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/920/05920707.pdf [firstpage_image] =>[orig_patent_app_number] => 768133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4171354 [patent_doc_number] => 06125418 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Method and apparatus for enabling a computer user to convert a computer system to an intelligent I/O system' [patent_app_type] => 1 [patent_app_number] => 8/757429 [patent_app_country] => US [patent_app_date] => 1996-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3563 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/125/06125418.pdf [firstpage_image] =>[orig_patent_app_number] => 757429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3969044 [patent_doc_number] => 05948091 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-07 [patent_title] => 'Universal digital display interface' [patent_app_type] => 1 [patent_app_number] => 8/756668 [patent_app_country] => US [patent_app_date] => 1996-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2614 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/948/05948091.pdf [firstpage_image] =>[orig_patent_app_number] => 756668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3756076 [patent_doc_number] => 05787293 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Computer incorporating a power supply control system therein' [patent_app_type] => 1 [patent_app_number] => 8/749027 [patent_app_country] => US [patent_app_date] => 1996-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5804 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/787/05787293.pdf [firstpage_image] =>[orig_patent_app_number] => 749027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3997919 [patent_doc_number] => 05862351 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Motherboard with automatic configuration' [patent_app_type] => 1 [patent_app_number] => 8/739727 [patent_app_country] => US [patent_app_date] => 1996-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2511 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862351.pdf [firstpage_image] =>[orig_patent_app_number] => 739727 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3735718 [patent_doc_number] => 05701420 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-23 [patent_title] => 'Method for initializing an array of configurable components' [patent_app_type] => 1 [patent_app_number] => 8/744123 [patent_app_country] => US [patent_app_date] => 1996-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1222 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/701/05701420.pdf [firstpage_image] =>[orig_patent_app_number] => 744123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3989851 [patent_doc_number] => 05905901 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Method for adaptive power management of a computer system' [patent_app_type] => 1 [patent_app_number] => 8/739527 [patent_app_country] => US [patent_app_date] => 1996-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5189 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905901.pdf [firstpage_image] =>[orig_patent_app_number] => 739527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3634949 [patent_doc_number] => 05689715 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-11-18 [patent_title] => 'Low power ring detect for computer system wake-up' [patent_app_type] => 1 [patent_app_number] => 8/733214 [patent_app_country] => US [patent_app_date] => 1996-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 52 [patent_figures_cnt] => 25 [patent_no_of_words] => 37384 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/689/05689715.pdf [firstpage_image] =>[orig_patent_app_number] => 733214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3806910 [patent_doc_number] => 05841995 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Data bus controller having a level setting circuit' [patent_app_type] => 1 [patent_app_number] => 8/730460 [patent_app_country] => US [patent_app_date] => 1996-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4187 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841995.pdf [firstpage_image] =>[orig_patent_app_number] => 730460 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4081837 [patent_doc_number] => 06009275 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-28 [patent_title] => 'Centralized management of resources shared by multiple processing units' [patent_app_type] => 1 [patent_app_number] => 8/729193 [patent_app_country] => US [patent_app_date] => 1996-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6059 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/009/06009275.pdf [firstpage_image] =>[orig_patent_app_number] => 729193 [rel_patent_id] =>[rel_patent_doc_number] =>)