Robert Franklin Long

Array ( [id] => 6186337 [patent_doc_number] => 20110170359 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-07-14 [patent_title] => 'WORD LINE VOLTAGE BOOST SYSTEM AND METHOD FOR NON-VOLATILE MEMORY DEVICES AND MEMORY DEVICES AND PROCESSOR-BASED SYSTEM USING SAME' [patent_app_type] => utility [patent_app_number] => 13/070121 [patent_app_country] => US [patent_app_date] => 2011-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3142 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20110170359.pdf [firstpage_image] =>[orig_patent_app_number] => 13070121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8859992 [patent_doc_number] => 08462537 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-11 [patent_title] => 'Method and apparatus to reset a phase change memory and switch (PCMS) memory cell' [patent_app_type] => utility [patent_app_number] => 13/052211 [patent_app_country] => US [patent_app_date] => 2011-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3427 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13052211 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7485160 [patent_doc_number] => 20110235437 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'Single-Polycrystalline Silicon Electrically Erasable and Programmable Memory Device of Varied Gate Oxide Thickness, Using PIP or MIM Coupling Capacitor for Cell Size Reduction and Simultaneous VPP and VNN for Write Voltage Reduction' [patent_app_type] => utility [patent_app_number] => 13/052049 [patent_app_country] => US [patent_app_date] => 2011-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 12347 [patent_no_of_claims] => 90 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20110235437.pdf [firstpage_image] =>[orig_patent_app_number] => 13052049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8245955 [patent_doc_number] => 08203889 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-19 [patent_title] => 'High-speed verifiable semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 13/049591 [patent_app_country] => US [patent_app_date] => 2011-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 47 [patent_no_of_words] => 12011 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/203/08203889.pdf [firstpage_image] =>[orig_patent_app_number] => 13049591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7816592 [patent_doc_number] => 20120063212 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-15 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/049015 [patent_app_country] => US [patent_app_date] => 2011-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4752 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0063/20120063212.pdf [firstpage_image] =>[orig_patent_app_number] => 13049015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9061295 [patent_doc_number] => 08547738 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-01 [patent_title] => 'Techniques for providing a semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 13/047097 [patent_app_country] => US [patent_app_date] => 2011-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12283 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13047097 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7485224 [patent_doc_number] => 20110235458 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'ELECTRIC DEVICE' [patent_app_type] => utility [patent_app_number] => 13/042265 [patent_app_country] => US [patent_app_date] => 2011-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2750 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20110235458.pdf [firstpage_image] =>[orig_patent_app_number] => 13042265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8593400 [patent_doc_number] => 08351277 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Method for operating semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 13/039557 [patent_app_country] => US [patent_app_date] => 2011-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 6060 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13039557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8068231 [patent_doc_number] => 20110242908 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'COMMAND DECODER AND A SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME' [patent_app_type] => utility [patent_app_number] => 13/034937 [patent_app_country] => US [patent_app_date] => 2011-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4724 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20110242908.pdf [firstpage_image] =>[orig_patent_app_number] => 13034937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6078180 [patent_doc_number] => 20110141819 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-16 [patent_title] => 'SEGMENTED BITSCAN FOR VERIFICATION OF PROGRAMMING' [patent_app_type] => utility [patent_app_number] => 13/035539 [patent_app_country] => US [patent_app_date] => 2011-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 14426 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20110141819.pdf [firstpage_image] =>[orig_patent_app_number] => 13035539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8234127 [patent_doc_number] => 08199571 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-12 [patent_title] => 'Read operation for non-volatile storage with compensation for coupling' [patent_app_type] => utility [patent_app_number] => 13/028674 [patent_app_country] => US [patent_app_date] => 2011-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 35 [patent_no_of_words] => 20195 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/199/08199571.pdf [firstpage_image] =>[orig_patent_app_number] => 13028674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7783189 [patent_doc_number] => 20120044745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-23 [patent_title] => 'REVERSIBLE RESISTIVE MEMORY USING POLYSILICON DIODES AS PROGRAM SELECTORS' [patent_app_type] => utility [patent_app_number] => 13/026717 [patent_app_country] => US [patent_app_date] => 2011-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 15716 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20120044745.pdf [firstpage_image] =>[orig_patent_app_number] => 13026717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7783202 [patent_doc_number] => 20120044758 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-02-23 [patent_title] => 'CIRCUIT AND SYSTEM OF USING AT LEAST ONE JUNCTION DIODE AS PROGRAM SELECTOR FOR MEMORIES' [patent_app_type] => utility [patent_app_number] => 13/026835 [patent_app_country] => US [patent_app_date] => 2011-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 17736 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20120044758.pdf [firstpage_image] =>[orig_patent_app_number] => 13026835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6210831 [patent_doc_number] => 20110134699 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'APPARATUS FOR REDUCING THE IMPACT OF PROGRAM DISTURB' [patent_app_type] => utility [patent_app_number] => 13/025126 [patent_app_country] => US [patent_app_date] => 2011-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 14434 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20110134699.pdf [firstpage_image] =>[orig_patent_app_number] => 13025126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8399833 [patent_doc_number] => 08270217 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-18 [patent_title] => 'Apparatus for reducing the impact of program disturb' [patent_app_type] => utility [patent_app_number] => 13/025123 [patent_app_country] => US [patent_app_date] => 2011-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 23 [patent_no_of_words] => 14420 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13025123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8117319 [patent_doc_number] => 08159879 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-17 [patent_title] => 'Reducing effects of program disturb in a memory device' [patent_app_type] => utility [patent_app_number] => 13/023175 [patent_app_country] => US [patent_app_date] => 2011-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 4130 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/159/08159879.pdf [firstpage_image] =>[orig_patent_app_number] => 13023175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6181093 [patent_doc_number] => 20110122713 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-26 [patent_title] => 'READ STROBE FEEDBACK IN A MEMORY SYSTEM' [patent_app_type] => utility [patent_app_number] => 13/021933 [patent_app_country] => US [patent_app_date] => 2011-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2781 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20110122713.pdf [firstpage_image] =>[orig_patent_app_number] => 13021933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8365111 [patent_doc_number] => 08254183 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-28 [patent_title] => 'Method of programming nonvolatile memory device' [patent_app_type] => utility [patent_app_number] => 13/019189 [patent_app_country] => US [patent_app_date] => 2011-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4632 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13019189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8573211 [patent_doc_number] => 08339864 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-25 [patent_title] => 'Method of programming nonvolatile memory device' [patent_app_type] => utility [patent_app_number] => 13/019174 [patent_app_country] => US [patent_app_date] => 2011-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4631 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13019174 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6108519 [patent_doc_number] => 20110188290 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-04 [patent_title] => 'Semiconductor devices including variable resistance materials and methods of operating the same' [patent_app_type] => utility [patent_app_number] => 12/929519 [patent_app_country] => US [patent_app_date] => 2011-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9398 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20110188290.pdf [firstpage_image] =>[orig_patent_app_number] => 12929519 [rel_patent_id] =>[rel_patent_doc_number] =>)