Robert G. Santos

Array ( [id] => 865485 [patent_doc_number] => 07368775 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-06 [patent_title] => 'Single transistor DRAM cell with reduced current leakage and method of manufacture' [patent_app_type] => utility [patent_app_number] => 10/903084 [patent_app_country] => US [patent_app_date] => 2004-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2634 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/368/07368775.pdf [firstpage_image] =>[orig_patent_app_number] => 10903084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 428653 [patent_doc_number] => 07268087 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-11 [patent_title] => 'Manufacturing method of semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/900355 [patent_app_country] => US [patent_app_date] => 2004-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7089 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/268/07268087.pdf [firstpage_image] =>[orig_patent_app_number] => 10900355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4474651 [patent_doc_number] => 07867860 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-01-11 [patent_title] => 'Strained channel transistor formation' [patent_app_type] => utility [patent_app_number] => 10/897563 [patent_app_country] => US [patent_app_date] => 2004-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2689 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/867/07867860.pdf [firstpage_image] =>[orig_patent_app_number] => 10897563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 654595 [patent_doc_number] => 07109109 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-19 [patent_title] => 'Contact plug in semiconductor device and method of forming the same' [patent_app_type] => utility [patent_app_number] => 10/887944 [patent_app_country] => US [patent_app_date] => 2004-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2645 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/109/07109109.pdf [firstpage_image] =>[orig_patent_app_number] => 10887944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 672073 [patent_doc_number] => 07091083 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-15 [patent_title] => 'Method for producing a capacitor' [patent_app_type] => utility [patent_app_number] => 10/888574 [patent_app_country] => US [patent_app_date] => 2004-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 23 [patent_no_of_words] => 7420 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/091/07091083.pdf [firstpage_image] =>[orig_patent_app_number] => 10888574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5736106 [patent_doc_number] => 20060006496 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Interdigitaded capacitors' [patent_app_type] => utility [patent_app_number] => 10/886763 [patent_app_country] => US [patent_app_date] => 2004-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4160 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20060006496.pdf [firstpage_image] =>[orig_patent_app_number] => 10886763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7428936 [patent_doc_number] => 20040266034 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-30 [patent_title] => 'Method for forming ferroelectric film and semiconductor device' [patent_app_type] => new [patent_app_number] => 10/878228 [patent_app_country] => US [patent_app_date] => 2004-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 14287 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20040266034.pdf [firstpage_image] =>[orig_patent_app_number] => 10878228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5771163 [patent_doc_number] => 20050266696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => '[METHOD OF FORMING A SILICON NITRIDE LAYER]' [patent_app_type] => utility [patent_app_number] => 10/710193 [patent_app_country] => US [patent_app_date] => 2004-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2794 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0266/20050266696.pdf [firstpage_image] =>[orig_patent_app_number] => 10710193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 707592 [patent_doc_number] => 07060551 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-13 [patent_title] => 'Method of fabricating read only memory and memory cell array' [patent_app_type] => utility [patent_app_number] => 10/710094 [patent_app_country] => US [patent_app_date] => 2004-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 2945 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/060/07060551.pdf [firstpage_image] =>[orig_patent_app_number] => 10710094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7317814 [patent_doc_number] => 20040224435 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-11 [patent_title] => 'Method for producing organic thin film device and transfer material used therein' [patent_app_type] => new [patent_app_number] => 10/865900 [patent_app_country] => US [patent_app_date] => 2004-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 11860 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20040224435.pdf [firstpage_image] =>[orig_patent_app_number] => 10865900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 465171 [patent_doc_number] => 07238975 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-03 [patent_title] => 'Nonvolatile semiconductor memory device and manufacturing method therefor' [patent_app_type] => utility [patent_app_number] => 10/860014 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 28 [patent_no_of_words] => 3175 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/238/07238975.pdf [firstpage_image] =>[orig_patent_app_number] => 10860014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7061257 [patent_doc_number] => 20050003618 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Method of manufacturing semiconductor device having oxide films with different thickness' [patent_app_type] => utility [patent_app_number] => 10/843694 [patent_app_country] => US [patent_app_date] => 2004-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4679 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0003/20050003618.pdf [firstpage_image] =>[orig_patent_app_number] => 10843694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 541884 [patent_doc_number] => 07169665 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-30 [patent_title] => 'Capacitance process by using passivation film scheme' [patent_app_type] => utility [patent_app_number] => 10/838674 [patent_app_country] => US [patent_app_date] => 2004-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3208 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/169/07169665.pdf [firstpage_image] =>[orig_patent_app_number] => 10838674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 779204 [patent_doc_number] => 06995071 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-07 [patent_title] => 'Methods of forming MIM type capacitor structures using low temperature plasma processing' [patent_app_type] => utility [patent_app_number] => 10/830214 [patent_app_country] => US [patent_app_date] => 2004-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 3661 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/995/06995071.pdf [firstpage_image] =>[orig_patent_app_number] => 10830214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7407075 [patent_doc_number] => 20040227175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the device' [patent_app_type] => new [patent_app_number] => 10/801003 [patent_app_country] => US [patent_app_date] => 2004-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9078 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20040227175.pdf [firstpage_image] =>[orig_patent_app_number] => 10801003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 606413 [patent_doc_number] => 07153778 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-26 [patent_title] => 'Methods of forming openings, and methods of forming container capacitors' [patent_app_type] => utility [patent_app_number] => 10/783843 [patent_app_country] => US [patent_app_date] => 2004-02-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 29 [patent_no_of_words] => 8837 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/153/07153778.pdf [firstpage_image] =>[orig_patent_app_number] => 10783843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 766249 [patent_doc_number] => 07008837 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-07 [patent_title] => 'Method of manufacturing capacitor by performing multi-stepped wet treatment on surface of electrode' [patent_app_type] => utility [patent_app_number] => 10/776053 [patent_app_country] => US [patent_app_date] => 2004-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4936 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/008/07008837.pdf [firstpage_image] =>[orig_patent_app_number] => 10776053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7407642 [patent_doc_number] => 20040227254 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-18 [patent_title] => 'Semiconductor integrated circuit device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/765916 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 57 [patent_figures_cnt] => 57 [patent_no_of_words] => 11262 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 332 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0227/20040227254.pdf [firstpage_image] =>[orig_patent_app_number] => 10765916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 679575 [patent_doc_number] => 07083988 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Magnetic annealing sequences for patterned MRAM synthetic antiferromagnetic pinned layers' [patent_app_type] => utility [patent_app_number] => 10/764832 [patent_app_country] => US [patent_app_date] => 2004-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6455 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/083/07083988.pdf [firstpage_image] =>[orig_patent_app_number] => 10764832 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7677544 [patent_doc_number] => 20040152282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Method for low temperature bonding and bonded structure' [patent_app_type] => new [patent_app_number] => 10/762318 [patent_app_country] => US [patent_app_date] => 2004-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8343 [patent_no_of_claims] => 137 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20040152282.pdf [firstpage_image] =>[orig_patent_app_number] => 10762318 [rel_patent_id] =>[rel_patent_doc_number] =>)