Robert P. Limanek

Array ( [id] => 3097777 [patent_doc_number] => 05291048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'Non-volatile storage device with impurities in nitride toward source side' [patent_app_type] => 1 [patent_app_number] => 7/885684 [patent_app_country] => US [patent_app_date] => 1992-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2176 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/291/05291048.pdf [firstpage_image] =>[orig_patent_app_number] => 885684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3514876 [patent_doc_number] => 05563433 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'French-type semiconductor memory device with enhanced trench capacitor-transistor connection' [patent_app_type] => 1 [patent_app_number] => 7/883502 [patent_app_country] => US [patent_app_date] => 1992-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 20 [patent_no_of_words] => 4176 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 454 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/563/05563433.pdf [firstpage_image] =>[orig_patent_app_number] => 883502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2901391 [patent_doc_number] => 05245206 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-14 [patent_title] => 'Capacitors with roughened single crystal plates' [patent_app_type] => 1 [patent_app_number] => 7/881944 [patent_app_country] => US [patent_app_date] => 1992-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 3079 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/245/05245206.pdf [firstpage_image] =>[orig_patent_app_number] => 881944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3024978 [patent_doc_number] => 05327002 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'SRAM with gate oxide films of varied thickness' [patent_app_type] => 1 [patent_app_number] => 7/880700 [patent_app_country] => US [patent_app_date] => 1992-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 6304 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327002.pdf [firstpage_image] =>[orig_patent_app_number] => 880700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2982718 [patent_doc_number] => 05252845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-12 [patent_title] => 'Trench DRAM cell with vertical transistor' [patent_app_type] => 1 [patent_app_number] => 7/880300 [patent_app_country] => US [patent_app_date] => 1992-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 24 [patent_no_of_words] => 2333 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/252/05252845.pdf [firstpage_image] =>[orig_patent_app_number] => 880300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3054691 [patent_doc_number] => 05324970 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Interconnection structure in semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/874002 [patent_app_country] => US [patent_app_date] => 1992-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2944 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/324/05324970.pdf [firstpage_image] =>[orig_patent_app_number] => 874002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3011766 [patent_doc_number] => 05331197 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Semiconductor memory device including gate electrode sandwiching a channel region' [patent_app_type] => 1 [patent_app_number] => 7/870258 [patent_app_country] => US [patent_app_date] => 1992-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 66 [patent_no_of_words] => 15632 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/331/05331197.pdf [firstpage_image] =>[orig_patent_app_number] => 870258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061689 [patent_doc_number] => 05338956 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Electrically erasable and programmable read only memory having a thin film transferring transistor over a floating gate memory transistor' [patent_app_type] => 1 [patent_app_number] => 7/863712 [patent_app_country] => US [patent_app_date] => 1992-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 4308 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/338/05338956.pdf [firstpage_image] =>[orig_patent_app_number] => 863712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3011238 [patent_doc_number] => 05331170 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Static type random access memory device with stacked memory cell free from parasitic diode' [patent_app_type] => 1 [patent_app_number] => 7/858572 [patent_app_country] => US [patent_app_date] => 1992-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 19 [patent_no_of_words] => 5476 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 497 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/331/05331170.pdf [firstpage_image] =>[orig_patent_app_number] => 858572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3080247 [patent_doc_number] => 05323045 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'Semiconductor SRAM with low resistance power line' [patent_app_type] => 1 [patent_app_number] => 7/858136 [patent_app_country] => US [patent_app_date] => 1992-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4080 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323045.pdf [firstpage_image] =>[orig_patent_app_number] => 858136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3049545 [patent_doc_number] => 05286993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-15 [patent_title] => 'One-sided ozone TEOS spacer' [patent_app_type] => 1 [patent_app_number] => 7/855810 [patent_app_country] => US [patent_app_date] => 1992-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1409 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/286/05286993.pdf [firstpage_image] =>[orig_patent_app_number] => 855810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3103899 [patent_doc_number] => 05315142 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-24 [patent_title] => 'High performance trench EEPROM cell' [patent_app_type] => 1 [patent_app_number] => 7/855956 [patent_app_country] => US [patent_app_date] => 1992-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 6104 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/315/05315142.pdf [firstpage_image] =>[orig_patent_app_number] => 855956 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2896555 [patent_doc_number] => 05270561 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Semiconductor memory device with a ring-shaped bit line' [patent_app_type] => 1 [patent_app_number] => 7/850676 [patent_app_country] => US [patent_app_date] => 1992-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 37 [patent_no_of_words] => 2544 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270561.pdf [firstpage_image] =>[orig_patent_app_number] => 850676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3101065 [patent_doc_number] => 05319227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Low-leakage JFET having increased top gate doping concentration' [patent_app_type] => 1 [patent_app_number] => 7/849963 [patent_app_country] => US [patent_app_date] => 1992-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2184 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 247 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319227.pdf [firstpage_image] =>[orig_patent_app_number] => 849963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3016843 [patent_doc_number] => 05332920 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-26 [patent_title] => 'Dielectrically isolated high and low voltage substrate regions' [patent_app_type] => 1 [patent_app_number] => 7/850964 [patent_app_country] => US [patent_app_date] => 1992-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 90 [patent_no_of_words] => 11911 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/332/05332920.pdf [firstpage_image] =>[orig_patent_app_number] => 850964 [rel_patent_id] =>[rel_patent_doc_number] =>)